Skip to main content
SpringerLink
Log in

A new adaptive bandwidth, adaptive jitter frequency synthesizer using programmable charge pump circuit

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A new adaptive bandwidth, adaptive jitter frequency synthesizer is proposed. This synthesizer is designed in such a way that the ratio of bandwidth to the reference frequency is kept approximately fixed in order to maintain the optimum jitter performance. The proposed structure employs a novel programmable charge pump and a charge pump controller circuit. Regarding the control voltage of the LC voltage controlled oscillator (VCO), the charge pump controller determines the output sink/source current of the charge pump and maintains the ratio of the charge pump current to the VCO oscillation frequency fixed. It is shown that using this idea and proposed building blocks, variations of the desired ratio of the bandwidth to the reference frequency are canceled and thus, the optimum output jitter manner of the frequency synthesizer is preserved. The proposed structure is simulated in 0.18 µm CMOS technology and simulation results are presented and discussed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20

Similar content being viewed by others

References

  1. Razavi, B. (2000). Phase locking in high-performance systems. Washington: IEEE Press.

    Google Scholar 

  2. Rogers, J., Plett, C., & Dai, F. (2006). Integrated circuit design for high-speed frequency synthesis. Norwood: Artech House.

    Google Scholar 

  3. Maniatis, J. G. (1996). Low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE Journal of Solid-State Circuits, 31(11), 1723–1732.

    Article  Google Scholar 

  4. Esmaeili Taheri, H. (2017). A 4–4.8 GHz adaptive bandwidth, adaptive jitter phase locked loop. Engineering, Technology & Applied Science Research, 7(2), 1473–1477.

    Google Scholar 

  5. Wu, T., Hanumolu, P. K., Mayaram, K., & Moon, U. (2009). Method for a constant loop bandwidth in LC-VCO PLL frequency synthesizers. IEEE Journal of Solid-State Circuits, 44(2), 427–435.

    Article  Google Scholar 

  6. Shu, K., & Sinencio, E. S. (2005). CMOS PLL synthesizers, analysis, and design. Boston: Springer.

    Google Scholar 

  7. Kim, J. (2009). Adaptive bandwidth phase locked loop with continuous background frequency calibration. IEEE Transactions on Circuits and Systems—II: Express Briefs, 56(3), 205–209.

    Google Scholar 

  8. Lee, J., & Kim, B. (2000). A low noise fast lock phase locked loop with adaptive bandwidth control. IEEE Journal of Solid-State Circuits, 35(8), 1137–1145.

    Article  Google Scholar 

  9. Mansouri, M., & Yang, C. (2003). A low power adaptive bandwidth PLL and clock buffer with supply noise compensation. IEEE Journal of Solid-State Circuits, 38(1), 1804–1812.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electrical and Computer Engineering Department, K. N. Toosi University of Technology, Next to Seyyed Khandan Bridge, Shariati Street, Tehran, Iran

    Hamidreza Esmaeili Taheri & Mehdi Ehsanian

Authors
  1. Hamidreza Esmaeili Taheri
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mehdi Ehsanian
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Hamidreza Esmaeili Taheri.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Esmaeili Taheri, H., Ehsanian, M. A new adaptive bandwidth, adaptive jitter frequency synthesizer using programmable charge pump circuit. Analog Integr Circ Sig Process 96, 373–384 (2018). https://doi.org/10.1007/s10470-018-1228-z

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-018-1228-z

Keywords

Search

Navigation