Skip to main content
Log in

A monolithic isolation amplifier in silicon-on-insulator CMOS: Testing and applications

  • Amplifiers and Filters
  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

In this paper, the design and test results of a 4-channel digital isolation amplifier are presented, along with results of a prototype power converter circuit using the amplifier for voltage feedback regulation. The amplifier uses a capacitive coupling technique to transfer digital signals from input to output while preserving galvanic isolation between the two. The isolation amplifier was fabricated in a 0.5 μm Silicon-on-Sapphire (SOS) technology and uses the isolation properties of the SOS substrate to achieve more than 800 V isolation between input and output grounds. Each of the four channels can operate in excess of 100 Mbps using a differential transmission scheme to reject ground bounce transients up to 1 V/μs. The input circuit can be powered from an on-chip charge-pump to permit single supply operation. The device can be used in a wide variety of applications that require passing signals across an isolation barrier: power supplies, remote sensing, and medical and industrial applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. S. Waaben, “High performance optocoupler circuits.” in IEEE International Solid-State Circuits Conference, San Francisco, California, vol. XVIII, 1975, pp. 30–31.

  2. Y. Panov and M.M. Jovanovic, “Small-signal analysis and control design of isolated power supplies with optocoupler feedback.” IEEE Transactions on Power Electronics, vol. 20, no. 4, pp. 823–832, 2005.

  3. R. Mammano, Isolating the Control Loop, Unitrode Corporation, Merrimack, NH, 1990, http://focus.ti.com/lit/ml/slup090/slup090.pdf/.

  4. M.P. Sayani, R. White, D.G. Nason, and W.A. Taylor, “Isolated feedback for off-line switching power supplies with primary side control.” In Applied Power Electronics Conference and Exposition, February 1998, pp. 203–211.

  5. T. Bajenesco, “CTR degradation and ageing problem of optocouplers.” In 4th International Conference on Solid State and Integrated Circuit Technology, October 1995, pp. 173–175.

  6. K.A. LaBel and et al., “A compendium of recent optocoupler radiation test data.” in 2000 Radiation E.ects Data Workshop, July 2000, pp. 123–146.

  7. S.E. Mick, J.M. Wilson, and P. Franzon, “4 Gbps AC coupled interconnection.” In IEEE Custom Integrated Circuits Conference, May 2002, pp. 133–140.

  8. T.J. Gabara and W.C. Fischer, “Capacitive coupling and quantized feedback applied to conventional CMOS technology.” IEEE Journal of Solid-State Circuits, vol. 32, no. 3, pp. 419–427, 1997.

  9. D. Saltzman and T. Knight Jr., “Capacitive coupling solves the known good die problem.” In IEEE Multi-Chip Module Conference, March 1994, pp. 95–100.

  10. N. Kanekawa et al., “An analog front-end LSI with on-chip isolator for V.90 56 kbps modems.” In IEEE Custom Integrated Circuits Conference, May 2000, pp. 327–330.

  11. E. Culurciello, P. Pouliquen, A. Andreou, K. Strohbehn, and S. Jaskulek, “A monolithic isolation amplifier in silicon-on-insulator CMOS.” In IEEE International Symposium on Circuits and Systems, ISCAS, Kobe, Japan, May 2005.

  12. E. Culurciello, P. Pouliquen, A. Andreou, K. Strohbehn, and S. Jaskulek, “A monolithic digital galvanic isolation buffer fabricated in silicon on sapphire CMOS.” IEE Electronics Letters, vol. 41, no. 9, pp. 526–528, 2005.

  13. E. Culurciello and A. Andreou, “Capacitive coupling of data and power for 3D silicon-on-insulator VLSI.” In IEEE International Symposium on Circuits and Systems, ISCAS, Kobe, Japan, May 2005.

  14. E. Culurciello, P. Pouliquen, and A. Andreou, “An isolation charge pump fabricated in silicon on sapphire CMOS technology.” IEE Electronics Letters, vol. 41, no. 10, pp. 590–592, 2005.

  15. J. Dickson, “On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique.” IEEE Journal of Solid-State Circuits, vol. 11, no. 6, pp. 374–378, J 1976.

  16. Peregrine, 0.5um FC Design Manual, 52nd ed., Peregrine Semiconductor Inc., San Diego, CA, March 2003, http://www.peregrine-semi.com/.

  17. DVSA2800S Series Product Datasheet. VPT, Inc., 2005.

  18. LAMBDA PSS/PSD Series Product Datasheet. Lambda Americas, 2005.

  19. MGA Series Product Datasheet. Interpoint Corporation, 2005.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Geoffrey Marcus.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Marcus, G., Strohben, K., Jaskulek, S. et al. A monolithic isolation amplifier in silicon-on-insulator CMOS: Testing and applications. Analog Integr Circ Sig Process 49, 63–70 (2006). https://doi.org/10.1007/s10470-006-8700-x

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-006-8700-x

Keywords

Navigation