Skip to main content
Log in

A dual-mode cascaded H-bridge multilevel inverter for improving THD

  • Original Paper
  • Published:
Electrical Engineering Aims and scope Submit manuscript

Abstract

Conventionally, multilevel inverters utilise multi-carrier pulse width modulation or multi-stepped (staircase) modulation to produce high-power quality waveforms. Though multi-carrier modulation schemes reduce total harmonic distortion (THD), they lead to considerable switching loss at higher modulation indexes. The staircase modulation, which operates at low switching frequencies, has a limitation of excessive high THD at low modulation indexes, making it unsuitable at lower modulation indexes. The proposed modulation technique blends the advantages of multi-carrier pulse width modulation and staircase modulation to improve the THD and reduce the switching losses over a wide range of modulation indexes. The proposed multilevel inverter employs a modified level-shifted multi-carrier modulation at lower modulation indexes and shifts to sinusoidally approximated multi-stepped at moderate and higher modulation indexes. The carrier frequency of the multi-carrier modulation is varied according to the switching loss analysis to further enhance the THD. A 1 KW prototype was built to confirm the practicality of the proposed method.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. Nabae A, Takahashi I, Akagi H (1981) A new neutral-point-clamped PWM inverter. IEEE Trans Ind Appl 5:518–523

    Article  Google Scholar 

  2. Kouro S, Malinowski M, Gopakumar K, Pou J, Franquelo LG, Wu B, Rodriguez J, Pérez MA, Leon JI (2010) Recent advances and industrial applications of multilevel converters. IEEE Trans Ind Electron 57(8):2553–2580

    Article  Google Scholar 

  3. Rodriguez J, Lai JS, Peng FZ (2002) Multilevel inverters: a survey of topologies, controls, and applications. IEEE Trans Ind Electron 49(4):724–738

    Article  Google Scholar 

  4. Saxena H, Singh A, Rai J (2018) Design and performance analysis of generalized integrator-based controller for grid connected PV system. Int J Electron 105(7):1–18

    Article  Google Scholar 

  5. Alexander Stonier A (2017) Design and development of high performance solar photovoltaic inverter with advanced modulation techniques to improve power quality. Int J Electron 104(2):174–189

    Article  Google Scholar 

  6. Tolbert LM, Habetler TG (1999) Novel multilevel inverter carrier-based PWM method. IEEE Trans Ind Appl 35(5):1098–1107

    Article  Google Scholar 

  7. Malinowski M, Gopakumar K, Rodriguez J, Perez MA (2010) A survey on cascaded multilevel inverters. IEEE Trans Ind Electron 57(7):2197–2206

    Article  Google Scholar 

  8. Wu B, Narimani M (2017) High-power converters and AC drives, vol 59. Wiley, New York

    Book  Google Scholar 

  9. Dixon J, Moran L (2006) High-level multistep inverter optimization using a minimum number of power transistors. IEEE Trans Power Electron 21(2):330–337

    Article  Google Scholar 

  10. Babaei E, Laali S, Bayat Z (2015) A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches. IEEE Trans Ind Electron 62(2):922–929

    Article  Google Scholar 

  11. Kangarlu MF, Babaei E (2013) A generalized cascaded multilevel inverter using series connection of sub multilevel inverters. IEEE Trans Power Electron 28(2):625–636

    Article  Google Scholar 

  12. Pereda J, Dixon J (2011) High-frequency link: a solution for using only one DC source in asymmetric cascaded multilevel inverters. IEEE Trans Ind Electron 58(9):3884–3892

    Article  Google Scholar 

  13. Tsang KM, Chan WL (2012) 27-Level DC–AC inverter with single energy source. Energy Convers Manag 53(1):99–107

    Article  Google Scholar 

  14. Kaarthik RS, Gopakumar K, Mathew J, Undeland T (2015) Medium-voltage drive for induction machine with multilevel dodecagonal voltage space vectors with symmetric triangles. IEEE Trans Ind Electron 62(1):79–87

    Article  Google Scholar 

  15. McGrath BP, Holmes DG (2002) Multicarrier PWM strategies for multilevel inverters. IEEE Trans Ind Electron 49(4):858–867

    Article  Google Scholar 

  16. Mokhberdoran A, Ajami A (2014) Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology. IEEE Trans Power Electron 29(12):6712–6724

    Article  Google Scholar 

  17. Perez MA, Cortés P, Rodríguez J (2008) Predictive control algorithm technique for multilevel asymmetric cascaded H-bridge inverters. IEEE Trans Ind Electron 55(12):4354–4361

    Article  Google Scholar 

  18. Francis R, Meganathan D (2016) Efficient 81-level sinusoidal and modified sinusoidal multi-stepped inverter. In: 8th IET international conference on power electronics machines and drives (PEMD 2016), pp 1–6. IET

  19. Francis R, Meganathan D (2018) An improved ANFIS with aid of ALO technique for THD minimization of multilevel inverters. J Circuits Syst Comput 27(12):1850193

    Article  Google Scholar 

  20. Maswood AI (2008) A switching loss study in spwm IGBT inverter. In: IEEE 2nd International power and energy conference (PECon 2008), pp 609–613

  21. Salami A, Bayat B (2013) Total harmonic distortion minimization of multilevel converters using genetic algorithms. Appl Math 4(07):1023

    Article  Google Scholar 

  22. Alimeling JH, Hammer WP (1999) PLECS-piece-wise linear electrical circuit simulation for Simulink. In: Proceedings of the IEEE 1999 international conference on power electronics and drive systems. PEDS’99 (Cat. No. 99TH8475), vol 1, pp 355–360

  23. Mohan N, Undeland TM (2007) Power electronics: converters, applications, and design. Wiley, New York

    Google Scholar 

  24. Cordesses L (2004) Direct digital synthesis: a tool for periodic wave generation (part 1). IEEE Signal Process Mag 21(4):50–54

    Article  Google Scholar 

  25. Un E, Hava AM (2007) A near state PWM method with reduced switching frequency and reduced common mode voltage for three-phase voltage source inverters. In; 2007 IEEE international electric machines and drives conference, vol 1, pp 235–240

  26. Duffey CK, Stratford RP (1989) Update of harmonic standard IEEE-519: IEEE recommended practices and requirements for harmonic control in electric power systems. IEEE Trans Ind Appl 25(6):1025–1034

    Article  Google Scholar 

  27. Du Z, Tolbert LM, Ozpineci B, Chiasson JN (2009) Fundamental frequency switching strategies of a seven-level hybrid cascaded H-bridge multilevel inverter. IEEE Trans Power Electron 24(1):25–33

    Article  Google Scholar 

Download references

Acknowledgements

The authors express sincere gratitude to Dr. Jaison Mathew, Associate professor, Department of Electrical and Electronics Engineering, Government Engineering College Thrissur, for his invaluable help in the hardware design of the circuit.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Roy Francis.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Francis, R., Meganathan, D. A dual-mode cascaded H-bridge multilevel inverter for improving THD. Electr Eng 101, 225–237 (2019). https://doi.org/10.1007/s00202-019-00768-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00202-019-00768-y

Keywords

Navigation