Skip to main content
SpringerLink
Log in

Real-Time Implementation of Parallel Architecture Based Noise Minimization from Speech Signals on FPGA

  • Published:
Wireless Personal Communications Aims and scope Submit manuscript

Abstract

In recent years, the real time hardware implementation of LMS based adaptive noise cancellation on FPGA is becoming popular. There are several works reported in this area in the literature. However, NLMS based implementation of adaptive noise cancellation on FPGA using Xilinx System Generator (XSG) is not reported. This paper explores the various forms of parallel architecture based on NLMS algorithm and its hardware implementation on FPGA using XSG for noise minimization from speech signals. In total, the direct form, binary tree direct form and transposed form of parallel architecture of normalized least mean square (NLMS), delayed normalized least mean square and retimed delayed normalized least mean square algorithms are implemented on FPGA using hardware co-simulation model. The performance parameters (SNR and MSE) of these algorithms are analyzed for the adaptive noise cancellation system and the comparison is made with parallel architectures of least mean square (LMS), delayed least mean square, and retimed delayed least mean square algorithms respectively. The hardware utilization of all the said algorithms are also analyzed and compared. The result shows that NLMS based implementations outperform than that of LMS for all forms of parallel architecture for the given parameters with negligence increase in device utility. The binary tree direct form of retimed delayed NLMS achieves the maximum SNR improvement (39.83 dB) in comparison to other NLMS variants at the cost of optimum resource utilization.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21

References

  1. Farhang-Boroujeny, B. (1999). Adaptive filters, theory and applications. New York: Wiley.

    MATH  Google Scholar 

  2. Haykin, S. (2002). Adaptive filter theory (4th ed.). Upper Saddle River, N.J: Prentice Hall.

    MATH  Google Scholar 

  3. Sayed, A. (2003). Fundamentals of adaptive filtering (1st ed.). Hoboken, NJ: Wiley.

    Google Scholar 

  4. Gupta, D. K., Gupta, V. K., & Chandra, M. (2014). Review paper on linear and nonlinear acoustic echo cancellation. In Proceedings of the 3 rd international conference on frontiers of intelligent computing: Theory and applications (FICTA 2014), (Vol. 2, pp. 465–473). Springer.

  5. Stefano, A. D., Scaglione, A., & Giaconia, C. (2005). Efficient FPGA implementation of an adaptive noise canceller. In Proceedings of the seventh international workshop on computer architecture for machine perception (CAMP’05). (pp. 87–89). Palermo, Italy. https://doi.org/10.1109/camp.2005.22.

  6. Ramos, R., Mànuel-Làzaro, A., Del Río, J., & Olivar, G. (2007). FPGA-based implementation of an adaptive canceller for 50/60-Hz interference in electrocardiography. IEEE Transactions on Instrumentation and Measurements, 56(6), 2633–2640.

    Article  Google Scholar 

  7. Fohl, W., & Matthies, J. (2009). A FPGA-based adaptive noise cancelling system. In Proceedings of the 12th international conference on digital audio effects (DAFx-09). Como, Italy.

  8. Memon, I., Chen, L., Majid, A., & Chen, G. (2014). Travel recommendation using geo-tagged photos in social media for tourist. Wireless Personal Communications, 80(4), 1347–1362.

    Article  Google Scholar 

  9. Sharifi Tehrani, O., Ashourian, M., & Moallem, P. (2010). FPGA implementation of a channel noise canceller for image transmission. In Proceedings of the 6th Iranian machine vision and image processing conference. Isfahan, Iran. (pp. 155–160). https://doi.org/10.1109/10.1109/IranianMVIP.2010.5941155.

  10. Satheeskumaran, S., & Sabrigiriraj, M. (2015). VLSI implementation of a new LMS-based algorithm for noise removal in ECG signal. International Journal of Electronics. https://doi.org/10.1080/00207217.2015.1082204.

    Article  Google Scholar 

  11. Stanciu, C., Anghel, C., & Paleologu, C. (2016). FPGA implementation of an optimized NLMS algorithm. In Proceedings of the 12th IEEE international symposium on electronics and telecommunications (ISETC). Timisoara, Romania. https://doi.org/10.1109/isetc.2016.7781110.

  12. Bahoura, M., & Ezzaidi, H. (2011). FPGA-implementation of parallel and sequential architectures for adaptive noise cancelation. Circuits Systems and Signal Processing., 30(6), 1521–1548. https://doi.org/10.1007/s00034-011-9310-0.

    Article  Google Scholar 

  13. Thenmozhi, R., & Karthikeyan, S. (2015). An efficient parallel architecture in design and implementation of adaptive LMS algorithm. ARPN Journal of Engineering and Applied Sciences, 10(7), 3150–3153.

    Google Scholar 

  14. Xilinx System Generator for DSP Getting Started Guide. https://www.xilinx.com/support/documentation/sw_manuals/xilinx11/sysgen_gs.pdf, 2009.

  15. Hawkes, G. C. (2005). DSP: Designing for optimal results, High-Performance DSP Using Virtex-4 FPGAs. Advanced Design Guide. Xilinx Inc, 1.0 edition.

  16. Vertax-6 FPGA Configurable Logic Block. User Guide, UG364 (V1.2), Feb 3 2012. https://www.xilinx.com/support/documentation/user_guides/ug364.pdf.

  17. Meyer-Baese, U. (2007). Digital signal processing with field programmable gate arrays (3rd ed.). Berlin: Springer.

    MATH  Google Scholar 

  18. Jindapetch, N., Chewea, S., & Phukpattaranont, P. (2012). FPGA implementation of an ADALINE adaptive filter for power-line noise cancellation in surface ecetromyography signals. Measurements, 45, 405–414.

    Google Scholar 

  19. Woods, R., McAllister, J., & Yi, Y. (2008). FPGA-based implementation of signal processing systems. Hoboken: Wiley.

    Book  Google Scholar 

  20. Milna, T. J., & Mythili, S. K. (2014). Survey on DLMS adaptive filter with low delay. International Journal of Research in Computer and Communication Technology, 3(9), 971–975.

    Google Scholar 

  21. Ahn, S., & Voltz, P. J. (1996). Convergence of the delayed normalized LMS algorithm with decreasing step size. IEEE Transactions on Signal Processing, 44(12), 3008–3016. https://doi.org/10.1109/78.553475.

    Article  Google Scholar 

  22. Samudravijaya, K., Rao, P. V. S., & Agrawal, S. S. (2000). Hindi speech database. In Proceedings of international conference on spoken language processing (ICSLP00).

  23. Varga, A., Steeneken, H. J. M., & Jones, D. (1992). The noisex-92 study on the effect of the additive noise on automatic speech recognition system. Reports of NATO Research Study Group (RSG.10).

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, Krishna Engineering College, Ghaziabad, India

    Deepak Kumar Gupta

  2. Department of Electronics and Communication Engineering, Inderprastha Engineering College, Ghaziabad, India

    Vijay Kumar Gupta

  3. Department of Electronics and Communication Engineering, Birla Institute of Technology, Mesra, India

    Mahesh Chandra

  4. Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida, India

    Gaurav Verma

Authors
  1. Deepak Kumar Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Vijay Kumar Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mahesh Chandra
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Gaurav Verma
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Deepak Kumar Gupta.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Gupta, D., Gupta, V.K., Chandra, M. et al. Real-Time Implementation of Parallel Architecture Based Noise Minimization from Speech Signals on FPGA. Wireless Pers Commun 103, 1941–1963 (2018). https://doi.org/10.1007/s11277-018-5889-9

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11277-018-5889-9

Keywords

Search

Navigation