Abstract
Splash 2 is an attached special-purpose parallel processor in which the computing elements are userprogrammable FPGA devices. The architecture of Splash 2 is designed to accelerate the solution of problems that exhibit at least modest amounts of temporal or data parallelism. Applications are developed by writing behavioral descriptions of algorithms in VHDL, which are then iteratively refined and debugged within the Splash 2 simulator. Once an application is determined to be functionally correct in simulation, it is compiled to a gate list and optimized by logic synthesis. The gate list is then mapped onto the FPGA architecture by automatic placement and routing tools to form a loadable FPGA object module. A C language library and a symbolic debugger comprise the execution environment. The Splash 2 system has been shown to be effective on a variety of applications, including text searching, sequence analysis, and image processing.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Arnold J.M. 1993. The Splash 2 software environment. InIEEE Workshop on FPGAs as Custom Computing Machines, pp. 88–94.
Arnold, J.M., Buell, D.A., and Davis, E.G. 1992. Splash 2. InProc., 4th Annual ACM Symp. on Parallel Algorithms and Architectures, pp. 316–322.
Athanas, P.M., and Silverman, H.F. 1993. Processor reconfiguration through instruction-set metamorphosis.IEEE Comp. 26, 3 (Mar.): 11–18.
Bertin, P., Roncin, D., and Vuillemin, J. 1989. Introduction to programmable active memories. Tech. Rept. No. 3, DEC Paris Research Laboratory (June).
Brown, S.D., Francis, R.J., Rose, J., and Vranesic, Z.G. 1992.FieldProgrammable Gate Arrays. Kluwer Academic, Boston.
Cox, C.E., and Blanz, W.E. 1992. GANGLION-A fast field-programmable gate array implementation of a Connectionist classifier.IEEE J. Solid State Circuits, 27, 3 (Mar.): 288–299.
Gokhaie, M., Kopser, A., Lucas, S., and Minnich, R. 1990. The logic description generator. Tech. Rept. SRC-TR-90-011, Supercomputing Research Center (now Center for Computing Sciences), Bowie, Md.
Gokhale, M., Holmes, W., Kopser, A., Lucas, S., Minnich, R., Sweely, D., and Lopresti, D. 1991. Building and using a highly programmable logic array.IEEE Comp., 24 (Jan.): 81–89.
Hoang, D. 1993. Searching genetic databases on Splash 2. InIEEE Workshop on FPGAs as Custom Computing Machines, pp. 185–192.
IEEE. 1988.IEEE Standard VHDL Language Reference Manual. IEEE Std. 1076–1987, New York.
Kean, T., and Gray, J. 1990. Configurable hardware: Two case studies of micro-grain computation.J. VLSI Signal Processing, 2, 1 (Sept.): 9–16.
Ousterhout, J.K. 1990. Tcl: An embeddable command language. InProc., 1990 Winter USENIX Conf. Pryor, D., Thistle, M., and Shirazi, N. 1993. Text searching on Splash 2. InIEEE Workshop on FPGAs as Custom Computing Machines, pp. 172–178.
Synopsys. 1992.VHDL Compiler Reference Manual. Synopsys, Inc., Mountain View, Calif.
Xilinx. 1992.The XC4000 Data Book. Xilinx, Inc., San Jose, Calif.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Arnold, J.M. The Splash 2 software environment. J Supercomput 9, 277–290 (1995). https://doi.org/10.1007/BF01212872
Received:
Accepted:
Issue Date:
DOI: https://doi.org/10.1007/BF01212872