Skip to main content
SpringerLink
Log in

Comparative Review of MAC Architectures

  • Conference paper
  • First Online:
Soft Computing for Intelligent Systems

Part of the book series: Algorithms for Intelligent Systems ((AIS))

Abstract

Multiplication and accumulation are the basic arithmetic operations involved in the processing units of many signal processing and computing applications. The hardware unit which performs these operations is referred as multiply accumulate unit (MAC). Therefore, the efficient design of the MAC unit is always a mainstay. This paper presents the comparative review of different MAC architectures with respect to different performance aspects, advantages, and disadvantages. This MAC architecture review can be more helpful for researchers for further research.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Hoang TT, Själander M, Larsson-Edefors P (2010) A high-speed, energy-efficient two-cycle multiply-accumulate (MAC) architecture and its application to a double-throughput MAC unit. IEEE Trans Circuits Syst I 57(12):3073–3081

    Article  MathSciNet  Google Scholar 

  2. Jyothi GN, Sanapala K, Vijayalakshmi A (2020) ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems. Int J Speech Technol 23:259–264

    Article  Google Scholar 

  3. Sanapala K, Yeo SS (2018) Schmitt trigger-based single-ended 7T SRAM cell for internet of things (IoT) applications. J Supercomput 74:4613–4622

    Google Scholar 

  4. Warrier R, Vun CH, Zhang W (2014) A low-power pipelined MAC architecture using Baugh-Wooley based multiplier. In: IEEE 3rd Global Conference on Consumer Electronics (GCCE), Tokyo, pp 505–506

    Google Scholar 

  5. Smith SC (2005) Development of a large word-width high-speed asynchronous multiply and accumulate unit. Integr VLSI J 39(1):12–28

    Article  Google Scholar 

  6. Tatas K (2007) Architecture design of a coarse-grain reconfigurable multiply-accumulate unit for data-intensive applications. Integr VLSI J 40(2):74–93

    Article  Google Scholar 

  7. Pillai RVK, Al-Khalili D, Al-Khalili AJ (2000) Low power architecture for floating point MAC fusion. IEE Proc Comput Digital Tech 147(4):288–296

    Article  Google Scholar 

  8. Lee S, Kim D, Nguyen D, Lee J (2019) Double MAC on a DSP: boosting the performance of convolutional neural networks on FPGAs. IEEE Trans Comput Des Integr Circuits Syst 38(5):888–897

    Article  Google Scholar 

  9. NagaJyothi G, SriDevi S (2017) Distributed arithmetic architectures for fir filters—a comparative review. In: IEEE International conference on wireless communications, signal processing and networking (WiSPNET), Chennai

    Google Scholar 

  10. Chandralekha V et al Design of 8 bit and 16 bit Reversible ALU for low power applications. In: IEEE 5th international conference on computing communication and automation (ICCCA). Noida, India (2020)

    Google Scholar 

  11. Abdelgawad A, Bayoumi M (2007) High speed and area-efficient multiply accumulate (MAC) unit for digital signal processing applications. In: IEEE international symposium on circuits and systems. New Orleans, LA, pp 3199–3202

    Google Scholar 

  12. Farooqui AA, Oklobdzija VG (1998) General data-path organization of a MAC unit for VLSI implementation of DSP processors. In: IEEE international symposium on circuits and systems (ISCAS). Monterey, CA, pp 260–263

    Google Scholar 

  13. Liao Y, Roberts DB (2002) A high-performance and low-power 32-bit multiply-accumulate unit with single-instruction-multiple-data (SIMD) feature. IEEE J Solid-State Circuits 37(7):926–931

    Google Scholar 

  14. Ding JH, Wang D, Tan H (2018) A high-performance RSA coprocessor based on half-carry-save and dual-core MAC architecture. Chinese J Electron 27(1):70–75

    Google Scholar 

  15. Zhang H, Lee HJ, Ko S (2018) Efficient fixed/floating-point merged mixed-precision multiply-accumulate unit for deep learning processors. In: IEEE international symposium on circuits and systems (ISCAS). Florence, pp 1–5

    Google Scholar 

  16. Garland J, Gregg D (2017) Low complexity multiply accumulate unit for weight-sharing convolutional neural networks. IEEE Comput Archit Lett 16(2):132–135

    Article  Google Scholar 

  17. Adams E, Venkatachalam S, Ko S (2019) Energy-efficient approximate MAC unit. In: IEEE international symposium on circuits and systems (ISCAS). Sapporo, Japan, pp 1–4

    Google Scholar 

  18. Lv A, Wang C, Hou L, Zeng Z, Guo J, Jiang N (2018) An arithmetic unit and multiplying accumulation unit of a custom floating point data format. In: IEEE 3rd international conference on integrated circuits and microsystems (ICICM)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of ECE, Marri Laxman Reddy Institute of Technology and Management, Hyderabad, India

    Purra Dinesh & Kishore Sanapala

  2. School of Electronics Engineering, Vellore Institute of Technology, Vellore, India

    Grande Naga Jyothi & R. Sakthivel

Authors
  1. Purra Dinesh
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Kishore Sanapala
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Grande Naga Jyothi
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. R. Sakthivel
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Department of Electronics and Communication Engineering, Kurukshetra University, Kurukshetra, Haryana, India

    Nikhil Marriwala

  2. University Institute of Engineering and Technology (UIET), Kurukshetra University, Kurukshetra, Haryana, India

    C. C Tripathi

  3. Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Waknaghat, Himachal Pradesh, India

    Shruti Jain

  4. Co-Founder of Dew Mobility, Santa Clara University, Santa Clara, CA, USA

    Shivakumar Mathapathi

Rights and permissions

Reprints and permissions

Copyright information

© 2021 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Dinesh, P., Sanapala, K., Jyothi, G.N., Sakthivel, R. (2021). Comparative Review of MAC Architectures. In: Marriwala, N., Tripathi, C.C., Jain, S., Mathapathi, S. (eds) Soft Computing for Intelligent Systems. Algorithms for Intelligent Systems. Springer, Singapore. https://doi.org/10.1007/978-981-16-1048-6_3

Download citation

Publish with us

Policies and ethics

Search

Navigation