Abstract
The work in this paper presents an optimization approach for Arithmetic Logic Unit at logic circuit level.
The work in this paper shows how a simple tools like Deeds Digital Circuit Simulator (open source) or Aldec’s Active HDL in combination with synthesis tool can be used as effective teaching resource to teach concept of digital circuit design and thereby provides a vision to beginners how to start with VLSI project in VLSI digital domain and make it to a successful end.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Merkel, C.T.: A matlab-based teaching tool for digital logic. In: Proceedings of the 2004 American Society for Engineering Education Annual Conference & Exposition. American Society for Engineering Education. Mechanical Engineering, Rose-Hulman Institute of Technology (2004)
Greenfield, J.: Practical Digital Design Using ICs. Wiley, Hoboken (1983)
Perry, D.: VHDL Programming by Example. 4th edn. TataMcGraw-Hill, Eighth Reprint (2006)
Weste, N.H., Haris, D., Banrjee, A.: CMOS VLSI Design, Acircuit & System Perspective. 3rd edn. Pearson Education
Ravindran, N., Mary Lourde, R.: An optimum VLSI design of a 16-bit ALU. In: IEEE International Conference on Information & Communication Technology Research (ICTRC), Abu Dhabi, United Arab Emirates, July 2015. https://doi.org/10.1109/ictrc.2015.7156419
Godse, A.P., Godse, D.A.: Digital Electronics. 3rd Revised edn. (2008)
Gurjar, P., Solanki, R., Kansliwal, P.: VLSI implantation of adders for high speed ALU. In: IEEE Annual India Conference Indicon, Hyderabad, India, December 2011. https://doi.org/10.1109/indcon.2011.6139396
Jan, M.: Rabaey, Digital Integrated Circuits. Prentice Hall, Upper Saddle River (1996)
Stallings, W.: Computer Design and Architecture. Prentice Hall, Upper Saddle River (1996)
Sharma, S.: FPGA implementation of 1-bit ALU. In: International Conference on Information, Communication and Embedded System (ICICES), Chennai, India, 25–26 February 2012
Sharma, S.: Design and Analysis of Low Power 1 Bit Arithmetic and logical Unit (ALU). ICACESC, Bhopal, 14–15 January 2011
Sharma, S.: Design and analysis of performance parameters of adders. Int. J. Sci. Adv. Res. Technol. (IJSART), 3(12) (2017). ISSN 2395-1052
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Shinde, J.R., Sharma, S., Dash, L. (2020). An Optimization Design Approach for Arithmetic Logic Unit. In: Gunjan, V., Garcia Diaz, V., Cardona, M., Solanki, V., Sunitha, K. (eds) ICICCT 2019 – System Reliability, Quality Control, Safety, Maintenance and Management. ICICCT 2019. Springer, Singapore. https://doi.org/10.1007/978-981-13-8461-5_81
Download citation
DOI: https://doi.org/10.1007/978-981-13-8461-5_81
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-8460-8
Online ISBN: 978-981-13-8461-5
eBook Packages: EngineeringEngineering (R0)