Abstract
The microarchitecture of the MC 68000 microprocessor is examined, including technological and system characteristics, resources, instructions, signals exceptions and test mode. The internal architecture is detailed: data processing section and control section. Next basic rules for the design of self-checking NMOS circuits are briefly given. These rules are based on fault hypotheses including for example transistors s-open/s-on, shorts between aluminum lines, etc… The application of these rules to the design of a self-checking version of the MC 68000 is not detailed, but an evaluation of what should be such a redesign is given. The silicon overhead is detailed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Anderson D.A., “Design of self-checking digital networks using coding techniques.” Coordinated Sciences Laboratory, Report R/527, University of Illinois, Urbana, Sept. 1971.
Baschiera D., Derantonian M., Marchal P., Nicolaides M. “Fonctionnement et test du MC 68000” Rapport final de contrat EDF n° 120IB 1455 Janvier 1984
COU 81] Courtois B. “Failure mechanisms, fault hypotheses and analytical testing of LSI-NMOS (HMOS) circuits” VLSI 81, University of Edinburgh, August 18/21 1981 United Kindom Academics press.
Disparte CH. “A design approach for an electronic engine controller self-checking microprocessor” EUROMICRO Symposium, Paris September 1981.
Frank E.H., Sproull R.F. “An approach to debugging custom integrated circuits” CMU Annual report 1979–1980.
Galiay J., Crouzet Y., Vergniault M. Physical versus logical fault models MOS LSI circuits:
Marchal P. “Test en ligne du microprocesseur MC 68000. Modelisation et programme de test” These de 3ème cycle INPG Grenoble juillet 1983.
Namjoo M. “Design of concurrently testable microprogrammed control units” Technological report n°82-6 juin 1982 Center of Reliable Computing, Standford University.
Nicolaidis M. “Conception des circuits integres autotestables, pour des hypotheses de pannes analytiques” thèse de docteur ingenieur INPG janvier 1984.
Nicolaidis M., Jansch I., Courtois B. “Strongly code disjoint checkers” 14th FTCS Orlando Florida 20/22 june 1984.
Smith J.E., Metze G. “Strongly fault secure logic networks” IEEE Trans, on Computers, vol C-27 n°6 june 1978.
Toy W.N. “Fault tolerant design of local ESS processors” Proc. IEEE vol 66, pp. 1126 /1145 October 1978.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1985 Martinus Nijhoff Publishers, Dordrecht
About this chapter
Cite this chapter
Marchal, P., Nicolaidis, M., Courtois, B. (1985). Microarchitecture of the MC 68000 and Evaluation of a Self Checking Version. In: Antognetti, P., Anceau, F., Vuillemin, J. (eds) Microarchitecture of VLSI Computers. NATO ASI Series, vol 96. Springer, Dordrecht. https://doi.org/10.1007/978-94-009-5143-3_10
Download citation
DOI: https://doi.org/10.1007/978-94-009-5143-3_10
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-010-8775-9
Online ISBN: 978-94-009-5143-3
eBook Packages: Springer Book Archive