Abstract.
This paper investigates microprocessor design technique using redundancy in order to increase the yield by means of end-ofmanufacturing defect tolerance. A lot of effort was done to obtain a regular design allowing the introduction of standby elements at an adequate level. The HYETI microprocessor chip is being manufactured within the ESPRIT 824 project (task C) and this paper reports on the practical results on silicon. In the HYETI chip, the area of the redundant elements was limited to less than 25% and a good compromise between area overhead and yield enhancement was achieved.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
E. H. L. Aarts, F. P. M. Beenker, M. M. Ligthart, ‘Design for testability of PLAs using statistical cooling’, 23th Design Automation Conference, 1986
S. Bozorgui-Nesbat, E. J. McCluskey, ‘Lower overhead design for testability ofPLAs’, International Test Conference, 1984
S. Bozorgui-Nesbat, J. Khakbaz, ‘Minimizing extra hardware for fully testable PLA design’, International Conference on Computer-Aided Design, 1985
P. Genestier, C. Jay, G. Saucier, ‘A reconfigurable microprocessor for Wafer Scale Integration’, in: “Wafer Scale Integration”, G. Saucier and J. Trilhe, ed., Elsevier Science Publishers, Amsterdam, 1986
S.-Y. Kuo, W. K. Fuchs, ‘Fault diagnosis and spare allocation for yield enhancement in large reconfigurable PLAs’, International Test Conference, 1987
R. Leveugle, M. Soueidan, ‘Design of an application specific microprocessor’, International Workshop on Logic and Architecture Synthesis for Silicon Compilers, Grenoble, France, May 1988
K. K. Saluja, K. Kinoshita, H. Fujiwara, ‘An easily testable design ofPLAs for multiple faults’, IEEE trans. on Computers, vol. C-32, no. 11, November 1983
G. Saucier, M. Crastes de Paulet, P. Sicard, ‘ASYL: a rulebased system for controller synthesis’, IEEE trans. on Computer-Aided Design, vol. CAD-6, no. 6, Novembre 1987
F. Somenzi, S. Gai, ‘Fault detection in Programmable Arrays’, Proc. of the IEEE, voL 74, no. 5, May 1986
[Surne 86] G. W. Sumerling, G. E. Dixon, A. K. J. Stewart, ‘An assessment of non-regular cell based architecture for ULSI and WSI’, in: “Wafer Scale Integration”, G. Saucier and J. Trilhe, ed., Elsevier Science Publishers, Amsterdam, 1986
G. H. Teepe, W. L. Engl, ‘A bipolar correlator with redundancy’, IEEE Journal of Solid-State Circuits, vol. SC-22, no. 6, December 1987
N. Wehn, M. Glesner, K. Caesar, P. Mann, A. Roth, ‘A defecttolerant and fully testable PLA’, 25th Design Automation Conference, 1988
C.-L. Wey, ‘On the design of a redundant Programmable Logic Array’, IEEE Journal of Solid-state Circuits, vol. SC-22, no.1, 1987
C.-L. Wey, ‘On yield consideration for the design of redundant Programmable Logic Arrays’, IEEE trans. on Computer-Aided Design, vol. 7, no. 4, 1988
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1989 ECSC, EEC, EAEC, Brussels and Luxembourg
About this paper
Cite this paper
Leveugle, R., Soueidan, M., Saucier, G., Trilhe, J., Wehn, N., Glesner, M. (1989). Reconfiguration in a Microprocessor: Practical Results. In: Esprit ’89. Springer, Dordrecht. https://doi.org/10.1007/978-94-009-1063-8_10
Download citation
DOI: https://doi.org/10.1007/978-94-009-1063-8_10
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-010-6968-7
Online ISBN: 978-94-009-1063-8
eBook Packages: Springer Book Archive