Abstract
This chapter discusses the advancements made in SAR ADCs for wireless applications, which require accuracies in the range of 8–10 bit and a few 10’s of MHz sampling speed. An overview is given of recent techniques that reduce the switching power in the capacitive DAC, and as such improve the power efficiency of the ADC up to levels that are out of reach of the typically used pipeline architecture.
The second part of this paper discusses the charge-sharing SAR ADC architecture, which proposes a new signal processing method in the charge domain that removes the often-neglected though requirements for the reference buffer. An implementation in 40 nm CMOS achieves 9.3ENOB and 60MS/s at a figure of merit of 34 fJ.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
J. McCreary, P. Gray, All-MOS charge redistribution analog-to-digital conversion techniques – Part I. IEEE J. Solid-State Circuits 10(6), 371–379 (1975)
B. Ginsburg, A. Chandrakasan, An energy-efficient charge recycling approach for a SAR converter with capacitive DAC, in Proceedings of IEEE International Symposium Circuits and Systems, 2005, pp. 184–187
B. Ginsburg, A. Chandrakasan, 500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC. IEEE J. Solid-State Circuits 42(4), 739–747 (2007)
L.J. Svensson, J.G. Koller, Driving a capacitive load without dissipating fCV2, in IEEE Symposium on Low Power Electronics, 1994, pp. 100–101
M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E.A.M. Klumperink, B. Nauta, A 10-bit charge-redistribution ADC consuming 1.9 μW at 1 MS/s. IEEE J. Solid State Circuits 45(5), 1007–1015 (2010)
C.-C. Liu, S.-J. Chang, G.-Y. Huang, Y.-Z. Lin, A 0.92 mW 10-bit 50-MS/s SAR ADC in 0.13 μm CMOS process, in IEEE Symposium on VLSI Circuits Digest, June 2009, pp. 236–237
C.-C. Liu, S.-J. Chang, G.-Y. Huang, Y.-Z. Lin, A 10-bit 50-MS/s SAR ADC With a monotonic capacitor switching procedure. IEEE J. Solid State Circuits 45(4), 731–740 (2010)
P. Harpe, C. Zhou, X. Wang, G. Dolmans, H. de Groot, A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90 nm CMOS, in ISSCC Digest of Technical Papers, Feb 2010, pp. 388–389
P. Harpe, C. Zhou, X. Wang, G. Dolmans, H. de Groot, A 12fJ/conversion-step 8bit 10MS/s asynchronous SAR ADC for low energy radios, in Proceedings of European Solid-State Circuits Conference, Sept 2010, pp. 214–217
J. Craninckx, G. Van der Plas, A 65fJ/conversion-step 0-to-50Ms/s 0-to-0.7 mW 9b Charge sharing SAR ADC in 90 nm digital CMOS, in ISSCC Digest of Technical Papers, Feb 2007, pp. 246–247
V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. Van der Plas, J. Craninckx, A 820 μW 9b 40MS/s noise tolerant dynamic SAR ADC in 90 nm digital CMOS, in ISSCC Digest of Technical Papers, Feb 2008, pp. 238–239
M. Abo, P. Gray, A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter. IEEE J. Solid State Circuits 34(5), 599–606 (1999)
G. Van der Plas, S. Decoutere, S. Donnay, A 0.16 pF/conversion-step 2.5 mW 1.25GS/s 4b ADC in a 90 nm digital CMOS process, in ISSCC Digest of Technical Papers, Feb 2006, pp. 566–567
A. Van den Bosch, Static and Dynamic Performance Limitations for High Speed D/A Converters (Springer, New York, 2004). ISBN 9781402077616
P. Nuzzo et al., Noise analysis of regenerative comparators for reconfigurable ADC Architectures. IEEE Trans. Circuits Syst. I: Fundam. Theory Appl. 55(6), 1441–1454 (2008)
M. Ingels et al., A 5 mm2 40nm LP CMOS transceiver for a software-defined radio platform. IEEE J. Solid-State Circuits 45(12), 2794–2806 (2010)
M. Miyahara, et al., A low-noise self-calibrating dynamic comparator for high-speed ADCs, in Proceedings of IEEE Asian Solid-State Circuits Conference, Nov 2008, pp. 269–272
Acknowledgment
The work presented here is the result of the research on ADCs performed in imec’s wireless research group in the past years, and the author would like to acknowledge the contributions of all team members, an especially Vito Giannini, Geert van der Plas, Bob Verbruggen, and Takaya Yamamoto.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Craninckx, J. (2012). Low-Power Successive Approximation ADCS for Wireless Applications. In: Steyaert, M., van Roermund, A., Baschirotto, A. (eds) Analog Circuit Design. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-1926-2_3
Download citation
DOI: https://doi.org/10.1007/978-94-007-1926-2_3
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-1925-5
Online ISBN: 978-94-007-1926-2
eBook Packages: EngineeringEngineering (R0)