Abstract
This chapter presents a novel architecture for a fault-tolerant and dual modular redundancy (DMR) system using a checkpoint recovery approach. The architecture features exploitation of SRAM with simultaneous copy and instantaneous compare function. It can perform low-latency data copying between dual cores. Therefore, it can carry out fast backup and rollback. Furthermore, it can reduce the power consumption during data comparison process compared to the Cyclic Redundancy Check (CRC). Evaluation results show that compared with the conventional checkpoint/restart DMR, the proposed architecture reduces the cycle overhead by 97.8% and achieves a 3.28% low-latency execution cycle even if a one-time fault occurs when executing the task. The proposed architecture provides high reliability for systems with a real-time requirement.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
J. Teifel, Self-voting dual-modular-redundancy circuits for single-event-transient mitigation. IEEE Trans. Nucl. Sci. (TNS) 55, 3435–3439 (2008)
A. Ziv, J. Bruck, Performance optimization of check-pointing schemes with task duplication. IEEE Trans. Comput. (TC) 46, 1381–1386 (1997)
Y. Zhang, K. Chakrabarty, Energy-aware adaptive checkpointing in embedded real-time systems, in Proceedings of Design Automation and Test in Europe (DATE), pp. 918–923 (2003)
T. Sakata, T. Hirotsu, H. Yamada, T. Kataoka, A cost-effective dependable microcontroller architecture with instruction-level rollback for soft error recovery, in Proceedings of IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), pp. 256–265 (2007)
J.C. Smolens, B.T. Gold, B. Falsafi, J.C. Hoe, Reunion: complexity-effective multicore redundancy, in Proceedings of IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 223–234 (2006)
W.J. Townsend, J.A. Abraham, E.E. Swartzlander, Quadruple time redundancy adders, in Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), pp. 250–256 (2003)
J. Chen, Y. Yang, A minimum proportional time redundancy based checkpoint selection strategy for dynamic verification of fixed-time constraints in grid workflow systems, in Proceedings of Asia-Pasific Software Engineering Conference (APSEC), pp. 299–306 (2005)
S. Okumura, S. Yoshimoto, K. Yamaguchi, Y. Nakata, H. Kawaguchi, M. Yoshimoto, 7T SRAM enabling low-energy simultaneous block copy, in Proceedings of IEEE Custom Integrated Circuits Conference (CICC) (2010)
H. Fujiwara, S. Okumura, Y. Iguchi, H. Noguchi, H. Kawaguchi, M. Yoshimoto, A 7T/14T dependable SRAM and its array structure to avoid half selection, in Proceedings of International Conference on VLSI Design, pp. 295–300 (2009)
S. Okumura, Y. Nakata, K. Yanagida, Y. Kagiyama, S. Yoshimoto, H. Kawaguchi, M. Yoshimoto, Low-power block-level instantaneous comparison 7T SRAM for dual modular redundancy, in Proceedings of IEEE Custom Integrated Circuits Conference (CICC) (2011)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Japan KK, part of Springer Nature
About this chapter
Cite this chapter
Yoshimoto, M., Matsukawa, G., Nakata, Y., Kawaguchi, H., Sugure, Y., Oho, S. (2019). A Low-Latency DMR Architecture with Fast Checkpoint Recovery Scheme Using Simultaneously Copyable SRAM. In: Asai, S. (eds) VLSI Design and Test for Systems Dependability. Springer, Tokyo. https://doi.org/10.1007/978-4-431-56594-9_25
Download citation
DOI: https://doi.org/10.1007/978-4-431-56594-9_25
Published:
Publisher Name: Springer, Tokyo
Print ISBN: 978-4-431-56592-5
Online ISBN: 978-4-431-56594-9
eBook Packages: EngineeringEngineering (R0)