Skip to main content
SpringerLink
Log in

Grenzen der Großintegration Durch Deterministische und Stochastische Prozesse

  • Conference paper
GI — 8. Jahrestagung

Part of the book series: Informatik-Fachberichte ((INFORMATIK,volume 16))

Zusammenfassung

Scit knapp 20 Jahren befindet sich die Elektronik durch die Technik der integrierten Halbleiterschaltungen in einer überwältigenden Weiterentwicklung. Die Einführung dieser Technik ist dabei als Basisinnovation zu sehen, die ähnlich wie die Einführung der Dampflokomotive im Verkehr eine neue Epoche in der Evolution einleitete /1/.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 54.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 69.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literatur

  1. Mensch, G., Das technologische Patt, Fischer-Taschenbuch-Verlag (1977)

    Google Scholar 

  2. Brillouin, L., Science a. Information Theory, 2nd Edition, Academic Press Inc. Publishers, New York (1971)

    Google Scholar 

  3. Landauer, R., Irreversibility and Heat Generation in the Computing Process, IBM J. Res. Dev. 5, pp- 183–191 (1961)

    Article  MathSciNet  MATH  Google Scholar 

  4. Kaufmann, H., Zukunftsentwicklung der Informationstechnik, Systems 69, Int. Symposium über Zukunftsfragen, Dt. Verlagsanstalt, Stuttgart, S. 143–161 (1969)

    Google Scholar 

  5. Keyes, R.W., On power dissipation in semiconductor computing elements, Proc. IRE, Vol. 50, p. 2485 (1962)

    Google Scholar 

  6. Physical problems and limits in computer logic, IEEE spectrum, pp. 36–45, May (1969)

    Google Scholar 

  7. Keyes, R.W., Physical Problems of Small Structures in Electronics, Proc. of the IEEE, Vol. 60, No. 9, pp. 1055–1062 (1972)

    Article  Google Scholar 

  8. Keyes, R.W., Power-Dissipation in Planar Digital Circuits, IEEE Journal of Solid-State Circuits, Vol. SC-10, p. 181, June (1975)

    Google Scholar 

  9. Hoeneisen, B. und Mead, C.A., Fundamental Limitations in Microelectronics, Solid-State Electronics, Vol. 15, pp. 819–829 (1972)

    Article  Google Scholar 

  10. Swanson, R.M. und Meindl, J.D., IEEE Int. Solid-State Circuits Conference, Digest of Technical Papers, pp. 110–111 (1975)

    Google Scholar 

  11. Folberth, O.G. und Bleher, J.H., Grenzen der digitalen Halbleitertechnik, ntz, Bd. 30, Heft 4, S. 307–314 (1977)

    Google Scholar 

  12. Swanson, J.A., Physical versus Logical Coupling in Memory Systems, IBM Journal, July, pp. 306–310, July (i960)

    Google Scholar 

  13. Wallmark, J.T., Fundamental physical limitations in integrated electronic circuits, Inst. Phys. Conf., Ser. 25, London, pp. 133–167 (1975)

    Google Scholar 

  14. Stein, K.U., Noise-Induced Error Rate as Limiting Factor for Energy per Operation in Digital IC’s, IEEE Journal of Solid--State Circuits, Vol. SC-12, No. 5, pp. 527–530 (1977)

    Article  Google Scholar 

  15. Martino, J.P., Technological Forecasting, American Elsevier Publ. Co. Inc., New York (1972)

    Google Scholar 

  16. Müller, R., Pfleiderer, H.J. und Stein, K.U., Energy per Logic Operation in Integrated Circuits: Definition and Determination, IEEE Journal of Solid-State Circuits, Vol. SC-11, No. 5, pp. 657–661, Oct. (1976)

    Article  Google Scholar 

  17. Garbrecht, K. und Stein, K.U., Perspectives and Limitations of Large-Scale Integration, Siemens Forsch.- u. Entwickl.-Ber., Bd. 5, Nr. 6, S. 312–318 (1976)

    Google Scholar 

  18. Moore, G.E., Progress in Digital Integrated Electronics, IEDM Techn. Digest, pp. 11–13 (1975)

    Google Scholar 

  19. Berger, H.H. und Wiedmann, S.K., Merged transistor logic — a low-cost bipolar logic concept, IEEE Journ. of Solid-State Circuits, SC-7, pp. 340–346, Oct. (1972)

    Article  Google Scholar 

  20. Hoffmann, K. und Stein, K.U., Trends in Dynamic RAMs, Digest European Solid-State Circuits Conference (ESSCIRC ‘78) (erscheint demnächst)

    Google Scholar 

  21. Blatt, V., Walsh, P.W. und Kennedy, L.W., Substrate fed logic, IEEE Journ. of Solid-State Circuits, Vol. SC-10, pp. 336–342, Oct. (1975)

    Article  Google Scholar 

  22. Rodgers, T.J. et al., V-MOS Memory Technology, IEEE Journ. of Solid-State Circuits, Vol. SC-12, No. 5, pp. 515–524 (1977)

    Article  Google Scholar 

  23. Séquin, C.H. und Tompsett, M.F., Charge Transfer Devices, Academic Press, New York (1975)

    Google Scholar 

  24. Murphy, B.T., Comments on “A new look at yield of integrated circuits”, Proc. IEEE, p. 1128, July (1971)

    Google Scholar 

  25. Stapper, C.H., Defect density distribution for LSI yield calculation, IEEE Trans. Electron Devices, vol. ED-20, pp. 655–657, July (1973)

    Article  Google Scholar 

  26. Price, J.E., Yield and cost analysis of bipolar LSI, Proc. IEEE (Proc. Letters), pp. 1290–1291, August (1970)

    Google Scholar 

  27. Hodges, D.A., Semiconductor Memories, IEEE Press, New York, p. 175 (1972)

    Google Scholar 

  28. Widmann, D. und Stein, K.U., Semiconductor Technologies with Reduced Dimensions, Edition du Journal de Physique, Paris, pp. 29–49 (1977)

    Google Scholar 

  29. Furnkawa, A., Matsumura, H. und Ishiwara, H., Japanese Journ. Appl. Phys. 11, p. 134 (1972)

    Article  Google Scholar 

  30. —, Dynamic Memories racked by radiation, Electronics Int., pp. 42–43, June 8 (1978)

    Google Scholar 

  31. Kyser, D.P. und Viswanathan, N.S., J. Vac. Sci. Technol. 12, p. 1305 (1975)

    Article  Google Scholar 

  32. Swanson, R.M. and Meindl, J.D., Ion-Implanted Complementary MOS Transistors in Low-Voltage Circuits, IEEE Journ. of Solid--State Circuits, Vol. SC-7, No. 2. pp. 146–153, Apr. (1972).

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Siemens AG, Bauelemente, München, Deutschland

    K. U. Stein

Authors
  1. K. U. Stein
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institut für Softwaretechnik und theoretische Informatik Fachbereich Informatik (20) Fachgebiet Betriebssysteme, TU Berlin, Ernst-Reuter-Platz 7, 1000, Berlin 10, Deutschland

    Sigram Schindler

  2. Institut für technische Informatik, TU Berlin, Einsteinufer 35/37, 1000, Berlin 10, Deutschland

    Wolfgang K. Giloi

Rights and permissions

Reprints and permissions

Copyright information

© 1978 Springer-Verlag Berlin · Heidelberg

About this paper

Cite this paper

Stein, K.U. (1978). Grenzen der Großintegration Durch Deterministische und Stochastische Prozesse. In: Schindler, S., Giloi, W.K. (eds) GI — 8. Jahrestagung. Informatik-Fachberichte, vol 16. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-67091-6_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-67091-6_7

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-09038-0

  • Online ISBN: 978-3-642-67091-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation