Abstract
We consider the extension of Boolean circuits to quantified Boolean circuits by adding universal and existential quantifier nodes with semantics adopted from quantified Boolean formulas (\(\mbox{\rm QBF}\)). The concept allows not only prenex representations of the form \(\forall x_{1}\exists y_{1}...\forall x_{n}\exists y_{n}\ c\) where c is an ordinary Boolean circuit with inputs x 1,...,x n ,y 1,...,y n . We also consider more general non-prenex normal forms with quantifiers inside the circuit as in non-prenex \(\mbox{\rm QBF}\), including circuits in which an input variable may occur both free and bound. We discuss the expressive power of these classes of circuits and establish polynomial-time equivalence-preserving transformations between many of them. Additional polynomial-time transformations show that various classes of quantified circuits have the same expressive power as quantified Boolean formulas and Boolean functions represented as finite sequences of nested definitions (\(\mbox{\rm NBF}\)). In particular, universal quantification can be simulated efficiently by circuits containing only existential quantifiers if overlapping scopes of variables are allowed.
Research partially supported by DFG grant KL 529/QBF and NSFC grant 60970040.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Anderaa, S., Börger, E.: The Equivalence of Horn and Network Complexity for Boolean Functions. Acta Informatica 15, 303–307 (1981)
Borchert, B., Stephan, F.: Looking for an Analogue of Rice’s Theorem in Circuit Complexity Theory. In: Gottlob, G., Leitsch, A., Mundici, D. (eds.) KGC 1997. LNCS, vol. 1289, pp. 114–127. Springer, Heidelberg (1997)
Bubeck, U., Kleine Büning, H.: Models and Quantifier Elimination for Quantified Horn Formulas. Discrete Applied Mathematics 156(10), 1606–1622 (2008)
Bubeck, U., Kleine Büning, H.: Encoding Nested Boolean Functions as Quantified Boolean Formulas. In: 3rd Guangzhou Symposium on Satisfiability in Logic-based Modeling, Zhuhai, China (2010)
Bubeck, U., Kleine Büning, H.: Rewriting (Dependency-)Quantified 2-CNF with arbitrary free literals into existential 2-HORN. In: Strichman, O., Szeider, S. (eds.) SAT 2010. LNCS, vol. 6175, pp. 58–70. Springer, Heidelberg (2010)
Cook, S., Soltys, M.: Boolean Programs and Quantified Propositional Proof Systems. The Bulletin of the Section of Logic 28(3), 119–129 (1999)
Dershowitz, N., Hanna, Z., Katz, J.: Bounded model checking with QBF. In: Bacchus, F., Walsh, T. (eds.) SAT 2005. LNCS, vol. 3569, pp. 408–414. Springer, Heidelberg (2005)
Egly, U., Seidl, M., Tompits, H., Woltran, S., Zolda, M.: Comparing Different Prenexing Strategies for Quantified Boolean Formulas. In: Giunchiglia, E., Tacchella, A. (eds.) SAT 2003. LNCS, vol. 2919, pp. 214–228. Springer, Heidelberg (2004)
Ganai, M., Zhang, L., Ashar, P., Gupta, A., Malik, S.: Combining Strengths of Circuit-based and CNF-based Algorithms for a High-performance SAT Solver. In: Proc. 39th Design Automation Conference (DAC 2002), pp. 747–750. ACM, New York (2002)
Goultiaeva, A., Bacchus, F.: Exploiting circuit representations in QBF solving. In: Strichman, O., Szeider, S. (eds.) SAT 2010. LNCS, vol. 6175, pp. 333–339. Springer, Heidelberg (2010)
Kuehlmann, M., Ganai, M., Paruthi, V.: Circuit-based Boolean Reasoning. In: Proc. 38th Design Automation Conference (DAC 2001), pp. 232–237. ACM, New York (2001)
Meyer, A., Stockmeyer, L.: Word Problems Requiring Exponential Time. In: Proc. 5th ACM Symp. on Theory of Computing (STOC 1973), pp. 1–9 (1973)
Pigorsch, F., Scholl, C.: Exploiting Structure in an AIG based QBF Solver. In: Proc. Intl. Conf. on Design, Automation and Test in Europe (DATE 2009), pp. 1596–1601 (2009)
Williams, P., Biere, A., Clarke, E., Gupta, A.: Combining Decision Diagrams and SAT Procedures for Efficient Symbolic Model Checking. In: Emerson, E.A., Sistla, A.P. (eds.) CAV 2000. LNCS, vol. 1855, pp. 124–138. Springer, Heidelberg (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Büning, H.K., Zhao, X., Bubeck, U. (2011). Transformations into Normal Forms for Quantified Circuits. In: Sakallah, K.A., Simon, L. (eds) Theory and Applications of Satisfiability Testing - SAT 2011. SAT 2011. Lecture Notes in Computer Science, vol 6695. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-21581-0_20
Download citation
DOI: https://doi.org/10.1007/978-3-642-21581-0_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-21580-3
Online ISBN: 978-3-642-21581-0
eBook Packages: Computer ScienceComputer Science (R0)