Skip to main content

A Production Planning Methodology for Semiconductor Manufacturing Based on Simulation and Marketing Pattern

  • Conference paper
Book cover Intelligent Information and Database Systems (ACIIDS 2011)

Part of the book series: Lecture Notes in Computer Science ((LNAI,volume 6592))

Included in the following conference series:

  • 1452 Accesses

Abstract

To make production and equipment investments plans in semiconductor lines, the implementation of many variables is needed. These factors bring many changes and the result is hard to predict. It is difficult to define a standard because there are many influencing factors to make a prediction. This project established semiconductor production plans using the marketing pattern references on the past to satisfy all conditions from the factors. We come up with thesis on reasonable and standardized processes.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Choi, B.K., Kim, B.H.: MES (manufacturing execution system) architecture for FMS compatible to ERP(enterprise planning system). INT. J. Computer Integrated Manufacturing 15(3) (2002)

    Google Scholar 

  2. Lee, Y.H., Kim, T.: Manufacturing cycle time reduction using balance control in the semiconductor fabrication line. Production Planning and Control 13(6), 529–540 (2002)

    Article  Google Scholar 

  3. Lee, Y.H., Park, J., Kim, S.: Experimental study on input and bottleneck scheduling for a semiconductor fabrication line. IIE Transaction 34, 179–190 (2002)

    Google Scholar 

  4. Park, D., Han, Y., Lee, C.: Optimization of a simulation for 300mm FAB semiconductor manufacturing. In: Gavrilova, M.L., Gervasi, O., Kumar, V., Tan, C.J.K., Taniar, D., Laganá, A., Mun, Y., Choo, H. (eds.) ICCSA 2006. LNCS, vol. 3984, pp. 260–268. Springer, Heidelberg (2006)

    Chapter  Google Scholar 

  5. Han, Y., Lee, C.: RRAM spare allocation in semiconductor manufacturing for yield improvement. In: Negoita, M.G., Howlett, R.J., Jain, L.C. (eds.) KES 2004. LNCS (LNAI), vol. 3215, pp. 95–102. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  6. Han, Y., Park, D., Chae, S., Lee, C.: Full fabrication simulation of 300mm wafer focused on AMHS (Automated material handling systems). In: Baik, D.-K. (ed.) AsiaSim 2004. LNCS (LNAI), vol. 3398, pp. 514–520. Springer, Heidelberg (2005)

    Chapter  Google Scholar 

  7. Potoradi, J., Boon, O.S., Mason, S.J.: Using simulation-based scheduling to maximize demand fulfillment in a semiconductor assembly facility. In: Proceedings of the 2002 Winter Simulation Conference, pp. 1857–1861 (2002)

    Google Scholar 

  8. Rupp, T.M., Ristic, M.: Fine planning for supply chains in semiconductor manufacture. Journal of Material Processing Technology 107, 390–397 (2000)

    Article  Google Scholar 

  9. Vargas-Villamil, F.D., Rivera, D.E.: Multilayer optimization and scheduling using model predictive control: application to reentrant semiconductor manufacturing lines. Computers and Chemical Engineering 24, 2009–2021 (2000)

    Article  Google Scholar 

  10. Vargas-Villamil, F.D., Rivera, D.E., Kempf, K.G.: A hierarchical approach to production control of reentrant semiconductor manufacturing lines. IEEE Transactions on Control systems Technology 11(4), 578–587 (2003)

    Article  Google Scholar 

  11. Kim, S., Yea, S.H., Kim, B.K.: Shift scheduling for steppers in the semiconductor wafer fabrication process. IIE Transactions 34, 167–177 (2002)

    Google Scholar 

  12. Hsieh, B.W., Chen, C.H., Chang, S.C.: Scheduling semiconductor wafer fabrication by using ordinal optimization-based simulation. IEEE Transactions on Robotics and Automation 17(5), 599–608 (2001)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Mok, Y.s., Park, D., Lee, C., Han, Y. (2011). A Production Planning Methodology for Semiconductor Manufacturing Based on Simulation and Marketing Pattern. In: Nguyen, N.T., Kim, CG., Janiak, A. (eds) Intelligent Information and Database Systems. ACIIDS 2011. Lecture Notes in Computer Science(), vol 6592. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-20042-7_37

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-20042-7_37

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-20041-0

  • Online ISBN: 978-3-642-20042-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics