Abstract
Since its introduction in the early 1980’s, CAN has become the de-facto communications protocol employed in vehicle and industrial control applications. Before any new device can claim to support CAN-connectivity, extensive conformance testing is normally required to demonstrate compliance with the protocol at the physical and data link layers. To help standardize the nature of the specific test plans and documentation required for this testing, the ISO has published a set of draft standards specifically for CAN conformance testing. To date, most commercial CAN controllers and transceivers have been implemented at the silicon level, either in the form of dedicated IC’s or as on-chip peripherals of embedded devices. The practical implementation of CAN conformance testers has been realised using dedicated hardware and specially written analysis software; this is a practical approach when testing and verifying conformance prior to high-volume IC manufacture. However, recent years have seen an increased interest in the employment of programmable logic devices such as FPGA’s for the implementation of CAN controllers and CAN-enabled devices. Such ‘soft core’ implementations are often realised in small-volume (or sometimes even one-off) batches; in such circumstances, cost and availability reasons may dictate that developers simply cannot employ traditional CAN-conformance testing equipment. To help alleviate this problem, this paper proposes a low-cost and easily implemented method which will allow developers to fully test a CAN soft core implementation. The method allows developers to verify a CAN core against the relevant ISO standards using only (low-cost) off-the-shelf development boards, coupled with a simple analysis tool such as Chipscope. Finally, the paper extensively describes the use of the test bed in the verification of an open-source CAN soft core implementation.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
11898:1993(E), I.: Road vehicles interchange of digital information controller area network (can) for high speed communication (November 1993)
ISO16845. Road vehicles- controller area network (can) - conformance test plan
ISO9646-1. Information technology- ISO - conformance testing methodology and frame work- part 1: General concepts
Carmes, E., Junier, C., Aussedat, F.: Can conformance: Methodology and tools, keynote speech. In: CAN in Automation Proceedings of 3rd iCC, Paris (October 1996)
Lawrenz, W., Kinowski, P., Kircher, G.: Can conformance testing-the developing iso standard and necessary extensions. In: Proceedings of International Truck and Bus Meeting and Exposition, Indianapolis, Indiana (November 1998)
Sheikh, I., Pont, M.J., Short, M.: Hardware implementation of a shared-clock scheduling protocol for can: A pilot study. In: 4th UK Embedded Forum, University of Southampton (September 2008)
Short, M., Pont, M.: Fault-tolerant time-triggered communication using can. IEEE Transactions on Industrial Informatics 3(2), 131–142 (2007)
Broster, I., Burns, A.: Timely use of the can protocol in critical hard real-time systems with faults. In: 13th Euromicro Conference on Real-Time Systems, pp. 95–102 (2001)
Pedreiras, P., Almeida, P.: Edf message scheduling on controller area network. Computing and Control Engineering 13(4), 163–170 (2002)
Kirschbaum, A., Renner, F.M., Wilmes, A., Glesner, M.: Rapid-prototyping of a can-bus controller: a case study. In: proceedings of Seventh IEEE International Workshop on Rapid System Prototyping, June 1996, pp. 146–151 (1996)
Winter, A., Bittruf, D., Tanurhan, Y., Muller-Glaser, K.D.: Rapid prototyping of a communication controller for the can bus. In: Proceedings of Seventh IEEE International Workshop on Rapid System Prototyping, pp. 152–157 (1996)
Nimsub, K., Dawi, K., Kyuhyung, C., Jinsang, K., Wonkyung, C.: Design and verification of a can controller for custom asic. In: CAN in Automation Proceedings of 10th iCC (2005)
Zarri, G., Colucci, F., Dupuis, F., Mariani, R., Pasquariello, M., Risaliti, G., Tibaldi, C.: On the verification of automotive protocols. In: Proceedings of Design, Automation and Test in Europe, March 2006, vol. 2, pp. 6–10 (2006)
Di Blasi, A., Colucci, F., Mariani, R.: Y-can platform: A re-usable platform for design, verification and validation of can-based systems on a chip. In: ETS 2003 Symposium (2003)
Ferreira, J., Oliveira, A., Fonseca, P., Fonseca, J.A.: An experiment to assess bit error rate in can. In: 3rd international workshop on real-time networks RTN 2004, Proceedings (June 2004)
Ayavoo, D., Pont, M.J., Short, M., Parker, S.: Two novel shared-clock scheduling algorithms for use with ’controller area network’ and related protocols. Microprocess and Microsyst. 31(5), 326–334 (2007)
Sheikh, I., Short, M.: Improving information throughput in controller area networks: Implementing the dual-speed approach. In: Proceedings 8th International Workshop on Real-Time Networks, Dublin, Ireland (June 2009)
Sheikh, I., Short, M.: Can conformance testing-a new approach. In: Technical Report tech-report ESL-09-01, ESL, Engineering Department, University of Leicester (February 2009)
Xilinx. Chipscope Pro Software and Cores (January 2007)
Oltu, O., Milea, P., Simion, A.: Testing of digital circuitry using xilinx chipscope logic analyzer. In: Proceedings International Semiconductor Conference, CAS 2005, vol. 2, pp. 471–474 (2005)
Xilinx. Ise foundation, http://www.xilinx.com/ise
Keil. uvision ide tool (2008), http://www.keil.com/uvision
IEEE. IEEE standard for verilog hardware description language. IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001), 1–560 (2006)
National Instruments. 1 Port, High Speed CAN, USB Interface (2008)
Softing, A.G.: CAN/CANopen/DeviceNet Interface boards (2007)
Lawrenz, W., Kinowski, P., Kircher, G.: Can conformance testing - state of the art and test experience. In: Proceedings of 5th International CAN Conference, ICC 1998, San Jose, California (1998)
NI. Lab view 8.6 (2009)
Agilent. Series logic analysis system 16900 mainframes (2008)
Tektronics. Tla 5000b logic analyzers (2009)
Xilinx Inc. Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs, Application Note (2003)
Agilent. Deep storage with xilinx chipscope pro and agilent technologies fpga trace port analyzer
Lee, T., Fan, Y., Yen, S., Tsai, C., Hsiao, R.: An integrated functional verification tool for fpga systems. In: Second International Conference on Innovative Computing, Information and Control, ICICIC 2007, p. 203 (September 2007)
Fuhrer, T., Muller, B., Dieterle, W., Hartwich, F.: Time-triggered communication on can (time-triggered can ttcan). In: Proceedings of iCC 2000, Amsterdam, The Netherlands (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sheikh, I., Short, M. (2011). Conformance Testing of Soft-Core Can Controllers: A Low-Cost and Practical Approach. In: Cetto, J.A., Filipe, J., Ferrier, JL. (eds) Informatics in Control Automation and Robotics. Lecture Notes in Electrical Engineering, vol 85. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19730-7_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-19730-7_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-19729-1
Online ISBN: 978-3-642-19730-7
eBook Packages: EngineeringEngineering (R0)