Abstract
Low-Density Parity-Check (LDPC) codes are among the best error correcting codes known and have been recently adopted by data transmission standards, such as the second generation for Satellite Digital Video Broadcasting (DVB-S2) and WiMAX. LDPC codes are based on sparse parity-check matrices and use message-passing algorithms, also known as belief propagation, which demands very intensive computation. For that reason, VLSI dedicated architectures have been proposed in the past few years, to achieve real-time processing. This paper proposes a new flexible and programmable approach for LDPC decoding on a heterogeneous multicore Cell Broadband Engine (Cell/B.E.) architecture. Very compact data structures were developed to represent the bipartite graph for both regular and irregular LDPC codes. They are used to map the irregular behavior of the Sum-Product Algorithm (SPA) used in LDPC decoding into a computing model that expresses parallelism and locality of data by decoupling computation and memory accesses. This model can be used in general for exploiting capabilities of modern multicore architectures. For the Cell/B.E., in particular, stream-based programs were developed for simultaneous multicodeword LDPC decoding by using SIMD features and a low-latency DMA-based data communication mechanism between processors. Experimental results show significant throughputs that compare well with state-of-the-art VLSI-based solutions.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Gallager, R.G.: Low-Density Parity-Check Codes. IRE Transactions on Information Theory IT-8, 21–28 (1962)
Mackay, D.J.C., Neal, R.M.: Near Shannon Limit Performance of Low Density Parity Check Codes. IEE Electronics Letters 32(18), 1645–1646 (1996)
Dielissen, J., Hekstra, A., Berg, V.: Low cost LDPC decoder for DVB-S2. In: Proceedings of Design, Automation and Test in Europe (DATE 2006), pp. 1–6 (2006)
Zhang, T., Parhi, K.: Joint (3,k)-regular LDPC code and decoder/encoder design. IEEE Tansactions on Signal Processing 52(4), 1065–1079 (2004)
Gomes, M., Falcão, G., Silva, V., Ferreira, V., Sengo, A., Falcão, M.: Flexible Parallel Architecture for DVB-S2 LDPC Decoders. In: IEEE GLOBECOM 2007, Washington, DC, USA (2007)
Verdier, F., Declercq, D.: A low-cost parallel scalable FPGA architecture for regular and irregular LDPC decoding. IEEE Transactions on Communications 54(7), 1215–1223 (2006)
Seo, S., Mudge, T., Zhu, Y., Chakrabarti, C.: Design and Analysis of LDPC Decoders for Software Defined Radio. In: IEEE Workshop on Signal Processing Systems, pp. 210–215 (2007)
Lin, S., Costello, D.J.: Error Control Coding, 2nd edn. Prentice Hall, Englewood Cliffs (2004)
Tanner, R.: A Recursive Approach to Low Complexity Codes. IEEE Transactions on Information Theory 27, 533–547 (1981)
Ping, L., Leung, W.K.: Decoding Low Density Parity Check Codes with Finite Quantization Bits. IEEE Communications Letters 4(2), 62–64 (2000)
Falcão, G., Sousa, L., Silva, V.: Massive Parallel LDPC Decoding on GPU. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming (PPoPP 2008), Salt Lake City, Utah, USA, pp. 83–90 (2008)
Yamagiwa, S., Sousa, L.: Caravela: A Novel Stream-based Distributed Computing Environment. IEEE Computer 40(5), 76–83 (2007)
International Business Machines Corporation, CELL Broadband Engine Architecture (2006)
Hu, X.-Y., Eleftheriou, E., Arnold, D.-M., Dholakia, A.: Efficient Implementations of the Sum-Product Algorithm for Decoding LDPC Codes. In: IEEE GLOBECOM 2001, vol. 2, pp. 1063–1067 (2001)
Hofstee, H.: Power Efficient Processor Architecture and the Cell Processor. In: 11th International Symposium on High-Performance Computer Architectures (HPCA), pp. 258–262 (2005)
Sony Computer Entertainment Incorporated, SPU C/C++ Language Extensions (2005)
International Business Machines Corporation, Synergistic Processor Unit Instruction Set Architecture (2007)
Liu, C.-H., Yen, S.-W., Chen, C.-L., Chang, H.-C., Lee, C.-Y., Hsu, Y.-S., Jou, S.-J.: An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications. IEEE Journal of Solid-State Circuits 43(3), 684–694 (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Falcão, G., Sousa, L., Silva, V., Marinho, J. (2009). Parallel LDPC Decoding on the Cell/B.E. Processor. In: Seznec, A., Emer, J., O’Boyle, M., Martonosi, M., Ungerer, T. (eds) High Performance Embedded Architectures and Compilers. HiPEAC 2009. Lecture Notes in Computer Science, vol 5409. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-92990-1_28
Download citation
DOI: https://doi.org/10.1007/978-3-540-92990-1_28
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-92989-5
Online ISBN: 978-3-540-92990-1
eBook Packages: Computer ScienceComputer Science (R0)