Abstract
In this paper, we characterized the TPC-H benchmark on an Itanium II processor. Our experiment results clearly demonstrate: (1) On Itanium II processor, the memory stall time is dominanted by first level (L1) instruction cache and third level (L3) data cache misses; (2) Index can reduces L3 data cache misses dramatically but increases a slightly more Condition Branch Instruction misprediction (BMP) rate. These revealed characteristics are expected to benefit database performance optimizations and database architecture design on next-generation processors.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Ailamaki, A., DeWitt, D.J., Hill, M.D., Wood, D.A.: DBMSs on a Modern Processor: Where Does Time Go? In: Proc. VLDB (1999)
Maynard, A.M.G., Donnelly, C.M., Olszewski, B.R.: Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads. ASPLOS, pp. 145–156 (1994)
Ahn, D., Kufrin, R., Raghuraman, A., Seo, J.H.: http://perfsuite.ncsa.uiuc.edu
Saylor, G., Khessib, B.: Large scale Itanium 2 processor OLTP workload characterization and optimization. DaMoN, vol. 3 (2006)
Lo, J.L., Barroso, L.A., Eggers, S.J., Gharachorloo, K., Levy, H. M., Parekh, S.J.: An Analysis of Database Workload Performance on Simultaneous Multithreaded Processors. ISCA, pp. 39–50 (1998)
Keeton, K., Patterson, D.A., He, Y.G., Raphael, R.C., Baker, W.E.: Performance Characterization of a Quad Pentium Pro SMP using OLTP Workloads. ISCA, pp. 15–26 (1998)
Barroso, L.A., Gharachorloo, K., Bugnion, E.: Memory System Characterization of Commercial Workloads. ISCA, pp. 3–14 (1998)
Rosenblum, M., Bugnion, E., Herrod, S.A., Witchel, E., Gupta, A.: The Impact of Architectural Trends on Operating System Performance. SOSP, pp. 285–298 (1995)
Ranganathan, P., Gharachorloo, K., Adve, S.V., Barroso, L.A.: Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors. ASPLOS, pp. 307–318 (1998)
Eickemeyer, R.J., Johnson, R.E., Kunkel, S.R., Squillante, M.S., Liu, S.: Evaluation of Multithreaded Uniprocessors for Commercial Application Environments. ISCA, pp. 203–212 (1996)
Manegold, S.: http://monetdb.cwi.nl/Calibrator
Thakkar, S.S., Sweiger, M.: Performance of an OLTP Application on Symmetry Multiprocessor System. ISCA, pp. 228–238 (1990)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Liu, D., Wang, S., Qin, B., Gong, W. (2007). Characterizing DSS Workloads from the Processor Perspective. In: Chang, K.CC., et al. Advances in Web and Network Technologies, and Information Management. APWeb WAIM 2007 2007. Lecture Notes in Computer Science, vol 4537. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-72909-9_26
Download citation
DOI: https://doi.org/10.1007/978-3-540-72909-9_26
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-72908-2
Online ISBN: 978-3-540-72909-9
eBook Packages: Computer ScienceComputer Science (R0)