Skip to main content

An OpenCLTM Implementation of WebP Accelerator on FPGAs

  • Conference paper
  • First Online:
Applied Reconfigurable Computing. Architectures, Tools, and Applications (ARC 2018)

Abstract

With the development of cloud computing, the super-large scale of image data has bring severe challenges for the storage cost and network bandwidth in data centers. In order to alleviate the present situation effectively, WebP has replaced the current mainstream image file format due to its better compression efficiency. In this paper, we provide an OpenCL implementation of WebP accelerator on FPGAs to optimize the performance of WebP Lossy Compression Algorithm. Our accelerator makes use of a heavily-pipelined custom hardware implementation to achieve a high throughput ~450MPixel/s. The performance-per-watt of our OpenCL implementation on Intel’s Arria 10 device is 8.32x better than a highly-tuned CPU implementation on Intel Xeon E5-2690v3 with 24 thread cores. Additionally, the delay time per image can be reduced to ~90% by the data parallelism and macroblock pipelining on FPGAs. Finally, our OpenCLTM implementation of WebP accelerator on FPGAs is more competitive for data centers to achieve higher performance and lower cost.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Cisco Global Cloud Index: Forecast and Methodology, 2015–2020 (2016)

    Google Scholar 

  2. WebP homepage. http://code.google.com/speed/webp/. Accessed 03 Feb 2017

  3. Ginesu, G., Pintus, M., Giusto, D.D.: Objective assessment of the WebP image coding algorithm. Image Commun. 27(8), 867–874 (2012)

    Google Scholar 

  4. Si, Z., Shen, K.: Research on the WebP image format. In: Ouyang, Y., Xu, M., Yang, L., Ouyang, Y. (eds.) Advanced Graphic Communications, Packaging Technology and Materials. LNEE, vol. 369, pp. 271–277. Springer, Singapore (2016). https://doi.org/10.1007/978-981-10-0072-0_35

    Chapter  Google Scholar 

  5. Wirbel, L.: Xilinx SDAccel (a unified development environment for tommorrows’s data center). Technical report (2014)

    Google Scholar 

  6. Chalamalasetti, S.R., Margala, M., Vanderbauwhede, W.: Evaluating FPGA-acceleration for real-time unstructured search. In: IEEE International Symposium on PERFORMANCE Analysis of Systems and Software, New Jersey, USA, pp. 200–209. IEEE (2012)

    Google Scholar 

  7. Compiling OpenCL to FPGAs: A Standard and Portable Software Abstraction for System Design. http://www.fpl2012.org/Presentations/Keynote_Deshanand_Singh.pdf. Accessed 03 Feb 2017

  8. VP8 Data Format and Decoding Guide. https://datatracker.ietf.org/doc/rfc6386/. Accessed 03 Feb 2017

  9. Compression Techniques. https://developers.google.com/speed/webp/docs/compression. Accessed 03 Feb 2017

  10. Intel FPGA SDK for OpenCL. https://www.altera.com/products/design-software/embedded-software-developers/opencl/overview.html. Accessed 03 Feb 2017

  11. Bychkovsky, V., Paris, S., Chan, E., Durand, F.: Learning photographic global tonal adjustment with a database of input/output image Pairs. In: IEEE Computer Vision and Pattern Recognition (CVPR), June 2011, Colorado Springs, CO (2011)

    Google Scholar 

  12. Kodak Lossless True Color Image Suite. http://www.r0k.us/graphics/kodak/. Accessed 03 Feb 2017

  13. CTAccel. http://www.ct-accel.com/. Accessed 03 Feb 2017

  14. Foivos Anastasopoulos. Implementation of WebP algorithm on FPGA Implementation of WebP algorithm on FPGA. http://dias.library.tuc.gr/view/manf/20213. Accessed 03 Feb 2017

  15. WebP Image Compression. https://github.com/Xilinx/Applications/tree/master/webp. Accessed 03 Feb 2017

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Zhenhua Guo .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2018 Springer International Publishing AG, part of Springer Nature

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Guo, Z., Fan, B., Zhao, Y., Li, X., Wei, S., Li, L. (2018). An OpenCLTM Implementation of WebP Accelerator on FPGAs. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2018. Lecture Notes in Computer Science(), vol 10824. Springer, Cham. https://doi.org/10.1007/978-3-319-78890-6_46

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-78890-6_46

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-78889-0

  • Online ISBN: 978-3-319-78890-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics