Skip to main content

NanoController: A Minimal and Flexible Processor Architecture for Ultra-Low-Power Always-On System State Controllers

  • Conference paper
  • First Online:
Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2022)

Abstract

Distributed nodes in IoT and wireless sensor networks, which are powered by small batteries or energy harvesting, are constrained to very limited energy budgets. By intelligent power management and power gating strategies for the main microcontroller of the system, the energy efficiency can be significantly increased. However, timer-based, periodical power-up sequences are too inflexible to implement these strategies, and the use of a programmable power management controller demands minimum area and ultra-low power consumption from this system part itself. In this paper, the NanoController processor architecture is proposed, which is intended to be used as a flexible system state controller in the always-on domain of smart devices. The NanoController features a compact ISA, minimal silicon area and power consumption, and enables the implementation of efficient power management strategies in comparison to much simpler and constrained always-on timer circuits. For a power management control application of an electronic door lock, the NanoController is compared to small state-of-the-art controller architectures and has up to 86% smaller code size and up to 92% less silicon area and power consumption for 65 nm standard cell ASIC implementations.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 79.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    Repository: https://github.com/tubs-eis/NanoController.

References

  1. Aoudia, F.A., Gautier, M., Magno, M., Berder, O., Benini, L.: Leveraging energy harvesting and wake-up receivers for long-term wireless sensor networks. Sensors 18(5), 1578 (2018)

    Google Scholar 

  2. Atmel Corporation: MARC4 4-bit Microcontrollers: Programmer’s Guide (2004)

    Google Scholar 

  3. Chen, P.Y., Wu, C.C., Jiang, Y.J.: Bitmask-based code compression methods for balancing power consumption and code size for hard real-time embedded systems. Microprocess. Microsyst. 36(3), 267–279 (2012)

    Article  Google Scholar 

  4. Clayton, J.: OpenCores.org project risc16f84. https://opencores.org/projects/risc16f84. Accessed 9 June 2022

  5. Davies, J.H.: MSP430 microcontroller basics. Elsevier (2008)

    Google Scholar 

  6. Halverson Jr., R., Lew, A.: An FPGA-based minimal instruction set computer. Technical report (1995)

    Google Scholar 

  7. Hjrtland, E., Chen, L.: EP32 - a 32-bit Foth micorprocessor. In: 2007 Canadian Conference on Electrical and Computer Engineering, pp. 518–521 (2007)

    Google Scholar 

  8. INMOS Ltd.: Transputer reference manual. Prentice Hall Intl. (UK) Ltd. (1988)

    Google Scholar 

  9. Jääskeläinen, P., Viitanen, T., Takala, J., Berg, H.: HW/SW co-design toolset for customization of exposed datapath processors. In: Computing Platforms for Software-Defined Radio, pp. 147–164. Springer International Publishing (2017). https://doi.org/10.1007/978-3-319-49679-5_8

  10. Katzen, S.: The Quintessential PIC® Microcontroller. Springer Science & Business Media (2006)

    Google Scholar 

  11. Lefurgy, C., Mudge, T.: Code compression for DSP. Michigan Univ ANN Arbor Dept of Electrical Engineering and Computer Science, Technical report (1998)

    Google Scholar 

  12. Leong, P.H.W., Tsang, P.K., Lee, T.K.: A FPGA based Forth microprocessor. In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 254–255 (1998)

    Google Scholar 

  13. Mazidi, M.A., Naimi, S., Naimi, S.: The AVR Microcontroller and Embedded Systems: Using Assembly and C. Prentice Hall, Upper Saddle River, NJ (2011)

    Google Scholar 

  14. NEC Electronics (Europe) GmbH (Düsseldorf): \(\upmu \)COM-75X Family 4-bit CMOS Microcomputer. User’s manual

    Google Scholar 

  15. Neujahr, M., Möller, S., Passoke, J., Blume, H.: Flexible Plattform für Energiesammelsysteme für die Gebäudeautomation - MEH (project report in German language). Technical report (2021), in acquisition, accessible via tib.eu

    Google Scholar 

  16. Nolting, S.: The NEO430 processor. https://github.com/stnolting/neo430. Accessed 09 June 2022

  17. Nurmi, J.: Processor design: system-on-chip computing for ASICs and FPGAs. Springer Science & Business Media (2007)

    Google Scholar 

  18. Patterson, D.A., Hennessy, J.L.: Computer Organization and Design MIPS Edition: The Hardware/Software Interface. Morgan Kaufmann (2020)

    Google Scholar 

  19. Pickering, P.: Designing ultra-low-power sensor nodes for IoT applications. https://www.electronicdesign.com/power-management/article/21802213/designing-ultralowpower-sensor-nodes-for-iot-applications (2016). Accessed 09 June 2022

  20. Teman, A., Rossi, D., Meinerzhagen, P., Benini, L., Burg, A.: Power, area, and performance optimization of standard cell memory arrays through controlled placement. ACM Trans. Des. Autom. Electron. Syst. 21(4), 1–25 (2016)

    Google Scholar 

  21. Texas Instruments Inc.: TMS 1000 Series Data Manual (1975)

    Google Scholar 

  22. Weißbrich, M., Blume, H., Payá-Vayá, G.: A silicon-proof controller system for flexible ultra-low-power energy harvesting platforms. In: 2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST) (2022)

    Google Scholar 

  23. Weißbrich, M., Moreno-Medina, J.A., Payá-Vayá, G.: Using genetic algorithms to optimize the instruction-set encoding on processor cores. In: 2021 10th International Conference on Modern Circuits and Systems Technologies (MOCAST) (2021)

    Google Scholar 

  24. Williams, A.: Universal cross assembler. https://github.com/wd5gnr/axasm (2015). Accessed 9 June 2022

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Moritz Weißbrich .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Weißbrich, M., Payá-Vayá, G. (2022). NanoController: A Minimal and Flexible Processor Architecture for Ultra-Low-Power Always-On System State Controllers. In: Orailoglu, A., Reichenbach, M., Jung, M. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2022. Lecture Notes in Computer Science, vol 13511. Springer, Cham. https://doi.org/10.1007/978-3-031-15074-6_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-031-15074-6_7

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-031-15073-9

  • Online ISBN: 978-3-031-15074-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics