Abstract
Due to their performance and flexibility, dynamically reconfigurable FPGA-based systems on chip find their uses in industry. Those architectures require dynamic context management of their computing resources to adapt to their environment.
Our manager dynamically changes the application quality scenarios to fulfill the system’s constraints. Based on a hardware and software execution model, resources’ mapping and schedule can be switched at runtime to maximize quality of service and guarantee the service execution.
In this work we intend to design such a manager with maximization of user-defined quality of service (QoS) in constrained environments and focus on continuity of service. The designed manager has been verified within a simulated environment and profiled data from an actual implementation of an H264 encoder. Results show the manager can make the targeted application run in constrained environment at the highest modeled QoS achievable without service breaks.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Nurvitadhi, E., et al.: Can FPGAs beat GPUs in accelerating next-generation deep neural networks? In: FPGA (2017)
Gueye, S.M.K., Rutten, E., Diguet, J.P.: Autonomic management of missions and reconfigurations in FPGA-based embedded system. In: Conference on Adaptive Hardware and Systems (2017)
Roy, S.K., Devaraj, R., Sarkar, A., Senapati, D.: SLAQA: quality-level aware scheduling of task graphs on heterogeneous distributed systems. ACM Trans. Embed. Comput. Syst. 20, 1–31 (2021)
Iguider, A., Bousselam, K., Elissati, O., Chami, M., En-Nouaary, A.: Heuristic algorithms for multi-criteria hardware/software partitioning in embedded systems codesign. Comput. Electric. Eng. 84, 106610 (2020)
Sun, Z., Zhang, H., Zhang, Z.: Resource-aware task scheduling and placement in multi-FPGA system. IEEE Access 7, 163851–163863 (2019)
Biondi, A., Buttazzo, G.: Timing-aware FPGA partitioning for real-time applications under DPR. In: Adaptive Hardware and Systems (2017)
Chillet, D., Eiche, A., Pillement, S., Sentieys, O.: Real-time scheduling on heterogeneous system-on-chip architectures using an optimised artificial neural network. J. Syst. Architect. 57(4), 340–353 (2011)
Weichslgartner, A., Wildermann, S., Götzfried, J., Freiling, F., Glaß, M., Teich, J.: Design-time/run-time mapping of security-critical applications in heterogeneous MPSoCs. In: SCOPES (2016)
Spieck, J., Wildermann, S., Teich, J.: Scenario-based soft real-time hybrid application mapping for MPSoCs. In: Design Automation Conference (2020)
Abdi, A., Zarandi, H.R.: HYSTERY: a hybrid scheduling and mapping approach to optimize temperature, energy consumption and lifetime reliability of heterogeneous multiprocessor systems. J. Supercomput. 74(5), 2213–2238 (2018)
Hireche, C., Dezan, C., Mocanu, S., Heller, D., Diguet, J.P.: Context/resource-aware mission planning based on BNs and concurrent MDPs for autonomous UAVs. MDPI Sens. 18, 4266 (2018)
Debattista, K., Bugeja, K., Spina, S., Bashford, T., Hulusic, V.: Frame rate vs resolution: subjective evaluation of spatiotemporal perceived QoS under varying computational budgets. Comput. Graph. Forum 37, 363–374 (2017)
Vaishnav, A., Pham, K.D., Powell, J., Koch, D.: FOS: a modular FPGA operating system for dynamic workloads. ACM Trans. Reconfigurable Technol. Syst. 13, 1–28 (2020)
Sultana, B., et al.: VR-ZYCAP: a versatile resourse-level ICAP controller for ZYNQ SOC. Electronics 8, 899 (2021)
Jain, A.K., Maskell, D., Fahmy, S.: Are coarse-grained overlays ready for general purpose application acceleration on FPGAs? In: IEEE International Conference on Dependable, Autonomic and Secure Computing (2016)
Ramezani, R.: A prefetch-aware scheduling for FPGA-based multi-task graph systems. J. Supercomput. 76(9), 7140–7160 (2020)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 Springer Nature Switzerland AG
About this paper
Cite this paper
Duhamel, A., Pillement, S. (2022). QoS Aware Design-Time/Run-Time Manager for FPGA-Based Embedded Systems. In: Desnos, K., Pertuz, S. (eds) Design and Architecture for Signal and Image Processing. DASIP 2022. Lecture Notes in Computer Science, vol 13425. Springer, Cham. https://doi.org/10.1007/978-3-031-12748-9_8
Download citation
DOI: https://doi.org/10.1007/978-3-031-12748-9_8
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-12747-2
Online ISBN: 978-3-031-12748-9
eBook Packages: Computer ScienceComputer Science (R0)