Abstract
This paper presents test logic insertion and pattern generation for RTL designs. Test logic is the circuitry that the tool adds to improve the testability of design. Some of the memory elements in the design do not have controllability on clocks and resets. Our proposed work implements scan logic to have controllability and observability on each and every node of the design and adopted EDT technique to generate patterns with improved compression of scan test data and reduction in test time by controlling a large number of internal scan chains using small number of scan channels. Experimental results confirm that the proposed approach can significantly reduce test cost and test time with maximum possible fault and test coverage with ATPG effectiveness.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Seongmoon Wang, “Generation of Low Power Dissipation and High Fault Coverage Patterns for Scan-Based BIST”, ITC International Test Conference.
Marcin Gomulkiewicz, Maciej Nikodem, Tadeusz Tomczak, “Low-cost and Universal Secure Scan: a Design-for-Test Architecture for Crypto Chips”, Proceedings of the International Conference on Dependability of Computer Systems, IEEE. 0-7695-2565-2, 2006.
Anshuman Chandra, Felix Ng and Rohit Kapur, “Low Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction”, Proc. Design Automation Conference, pp. 166–169, Las Vegas, June 2001.
Dong Xiang, Yang Zhao, Krishnendu Chakrabarty, and Hideo Fujiwara, “A Reconfigurable Scan Architecture With Weighted Scan-Enable Signals for Deterministic BIST”, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 27, No. 6, June 2008.
Keita Okazaki, Naomi Nagaoka, Tatsuya Sugahara, Tetsushi Koide and Hans Jürgen Mattausch, “Low Power and Area Efficient Image Segmentation VLSI Architecture Using 2-Dimensional Pixel-Block Scanning”, International Symposium on Intelligent Signal Processing and Communication Systems. (ISPACS2008) Swissôtel Le Concorde, Bangkok, Thailand.
Dariusz Czysz, Mark Kassab, Xijiang Lin, Grzegorz Mrugalski, Janusz Rajski, and Jerzy Tyszer, “Low-Power Scan Operation in Test Compression Environment”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28, no. 11, November 2009.
Dong Xiang, Xiaoqing Wen, and Laung-Terng Wang, “Low-Power Scan-Based Built-In Self-Test Based Weighted Pseudorandom Test Pattern Generation and Reseeding”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, no. 3, March 2017.
Binod Kumar, Boda Nehru, Brajesh Pandey and Virendra Singh, “A Technique for Low Power, Stuck-at Fault Diagnosable and Reconfigurable Scan Architecture”, IEEE Transactions, 978-1-5090-1422-4, 2016.
G. Rajesh Kumar, K. Babulu, “A Novel Architecture for Scan Cell in Low Power Test Circuitry”, 2nd International Conference on Nanomaterials and Technologies (CNT), 2014.
Ramkumar Balasubramanian, “Parallel Load Scan Architecture—Impact on Test Application Time”, International Journal of Research in Electronics and Communication Technology (IJRECT), 2016, Vol. 3, Issue 4, Oct.–Dec. 2016.
Mohan P.V.S., Rajanna K.M., “Implementation of Scan Insertion and Compression for 28nm design Technology, IJEDR, Vol. 5, Issue 3, ISSN: 2321–9939, 2017.
Ho Fai Ko B., “Functional Scan Design at RTL”, 2004.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Madhura, R., Shantiprasad, M.J. (2020). Implementation of Scan Logic and Pattern Generation for RTL Design. In: Smys, S., Iliyasu, A.M., Bestak, R., Shi, F. (eds) New Trends in Computational Vision and Bio-inspired Computing. Springer, Cham. https://doi.org/10.1007/978-3-030-41862-5_37
Download citation
DOI: https://doi.org/10.1007/978-3-030-41862-5_37
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-41861-8
Online ISBN: 978-3-030-41862-5
eBook Packages: Mathematics and StatisticsMathematics and Statistics (R0)