Abstract
A wired-AND current-mode logic (WCML) circuit technique in CMOS technology for low-voltage and high-speed VLSI circuits is proposed, and a WCML cell library is developed using standard 0.8 micron CMOS process. The proposed WCML.technique applies the analog circuit design methodologies to the digital circuit design. The input and output logic signals are represented by current quantities. The supply current of the logic circuit is adjustable for the required logic speed and the switching noise level. The noise is reduced on the power supply lines and in the substrate by the current-steering technique and by the smooth swing of the reduced node potentials. Precise analog circuits and fast digital circuits can be integrated on the same silicon substrate by using the low noise property of the WCML. It is shown by the simulations that at low supply voltages, the WCML is faster and generates less switching noise when compared to the static-CMOS logic. At high speeds, the power dissipation of the WCML is less than that of the static-CMOS logic.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
D. J. Allstot, S. Kiaei, and R. H. Zele, “Analog Logic Techniques Steer Around the Noise,” IEEE Circuits and Devices Magazine, 11pp. 18–21, September 1993.
B. M. J. Kup, E. C. Dijkmans, P. J. A. Naus, and J. Sneep, “A bit-stream digital-to-analog converter with 18-b resolution,” IEEE Journal of Solid State Circuits 26(12), pp. 1757–1763, December 1991.
E. A. Vittoz, “The Design of High-Performance Analog Circuits on Digital CMOS Chips,” IEEE Journal of Solid State Circuits 20(3), pp. 657–665, June 1985.
D. J. Allstot, SH. Chee, S. Kiaei, and M. Shrivastawa, “Folded Source-Coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs,” IEEE Trans. on Circuits and Systems I 40(9), pp. 553–563, September 1993.
E. Seevinck, P. J. van Beers, and H. Ontrop, “Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM’s,” IEEE Journal of Solid State Circuits 26(4), pp. 525–535, April 1991.
W. A. Serdijn, A. C. Van der Woerd, A. H. M. Van Roermund, and J. Davidse, “Design Principles for Low-Voltage Low-Power Analog Integrated Circuits,” Analog Integrated Circuits and Signal Processing 8(1), pp. 115–120, July 1995.
B. Kim, D. N. Heiman, and P. R. Gray, “A 30-MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-µm CMOS,” IEEE Journal of Solid State Circuits 25(6), pp. 1385–1394, December 1990.
Yahiko Kambayashi, and Saburo Muroga, “Properties of Wired Logic,” IEEE Trans. on Computers 35(6), pp. 550–563, June 1983.
H. H. Berger, and S. K. Wiedmann, “Merged-Transistor Logic (MTL)—A Low-Cost Bipolar Logic Concept,” IEEE Journal of Solid State Circuits 7(5), pp. 340–346, Oct. 1972.
K. Hart and A. Slob, “Integrated Injection Logic: A New Approach to LSI,” IEEE Journal of Solid State Circuits 7(5), pp. 346–351, Oct. 1972.
CY. Wu, JS. Wang, and MK. Tsai, “The Analysis and Design of CMOS Multidrain Logic and Stacked Multidrain Logic,” IEEE Journal of Solid State Circuits 22(1), pp. 47–56, Feb. 1987.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 Springer Science+Business Media New York
About this chapter
Cite this chapter
Ungan, İ.E., Aşkar, M. (1997). A Wired-AND Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signal VLSIC. In: Becerra, J.J., Friedman, E.G. (eds) Analog Design Issues in Digital VLSI Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-6101-9_6
Download citation
DOI: https://doi.org/10.1007/978-1-4615-6101-9_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-7795-5
Online ISBN: 978-1-4615-6101-9
eBook Packages: Springer Book Archive