Abstract
This article describes the impact of ICCAD on Fujitsu, along with Fujitsu’s contribution to ICCAD.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A. Narayan, A. Isles, J. Jain, R. K. Brayton, and A. L. Sangiovanni-Vincentelli (1997). Reachability Analysis using Partitioned-ROBDDs. In ICCAD.
A. Narayan, J. Jain, M. Fujita, and A. L. Sangiovanni-Vincentelli (1996). Partitioned- ROBDDs - A Compact, Canonical and Efficiently Manipulable Representation for Boolean Functions. In ICCAD.
A. Oliveira and R. Murgai (2000). An Exact Gate Assignment Algorithm For Tree Circuits Under Rise and Fall Delays. In ICCAD.
C. C. Lin, M. Lee, M. Marek-Sadowska, and K. C. Chen (1995). Cost-Free Scan: A Low- Overhead Scan Path Design Methodology. In ICCAD, pages 528–533.
F. Fallah (2002). Binary Time-Frame Expansion. In ICCAD.
F. Fallah and K. Takayama (2001). A New Functional Test Program Generation Methodology. In ICCD.
F. Hirose, M. Ishii, J. Niitsuma, T. Shido, N. Kawato, H. Hamamura, K. Uchida, and H. Yamada (1987). Simulation Processor SP. In ICCAD, pages 484–487.
H. Higuchi and F. Somenzi (1999). Lazy Group Sifting for Efficient Symbolic State Traversal of FSMs. In ICCAD, pages 45–49.
H. Iwashita and T. Nakata (1997). Forward Model Checking Techniques Oriented to Buggy Designs. In ICCAD, pages 400–405.
H. Iwashita, T. Nakata, and F. Hirose (1996). CTL Model Checking Based on Forward State Traversal. In ICCAD,pages 82–87.
I. Ghosh, A. Raghunathan, and N. K. Jha (1998). A Design for Testability Technique for RTL Circuits Using Control/Data Flow Extraction. IEEE Transactions on Computer-Aided Design.
I. Ghosh and M. Fujita (2001). Automatic Test Pattern Generation for Functional RTL Circuits Using Assignment Decision Diagrams. IEEE Transactions on Computer-Aided Design.
I. Ghosh, N. K. Jha, and S. Bhawmik (2000). A BIST Scheme for RTL Controller/Data Paths Based on Symbolic Testability Analysis. IEEE Transactions on Computer-Aided Design.
I. Ghosh, N. K. Jha, and S. Dey (1999). A Low Overhead Design for Testability and Test Generation Technique for Core-based Systems. IEEE Transactions on Computer-Aided Design.
J. Cong, H. P. Li, S. K. Lim, T. Shibuya, and D. Xu (1997). Large Scale Circuit Partitioning with Loose/Stable Net Removal and Signal Flow Based Clustering. In ICCAD, pages 441–447.
J. Jain, W. Adams, and M. Fujita (1998). Sampling Schemes for Computing OBDD Variable Orderings. In ICCAD.
K. J. Singh, A. R. Wang, R. K. Brayton, and A. Sangiovanni-Vincentelli (1988). Timing Optimization of Combinational Logic. In ICCAD,pages 282–285.
K. Kawamura, T. Shindo, T. Shibuya, H. Miwatari, and Y. Ohki (1990). Touch and Cross Router. In ICCAD, pages 56–61.
M. Fujita, H. Fujisawa, and N. Kawato (1988). Evaluation and Improvements of Boolean Comparison Method Based on Binary Decision Diagrams. In ICCAD, pages 2–5.
M. Fujita and Y. Matsunaga (1991). Multi-Level Logic Minimization Based on Minimal Support and its Application to the Minimization of Look-Up Table Type FPGAs. In ICCAD, pages 560–563.
M. Fujita, Y. Matsunaga, and T. Kakuda (1990). Automatic and Semi-Automatic Verification of Switch-Level Circuits with Temporal Logic and Binary Decision Diagrams. In ICCAD, pages 38–43.
M. Fujita, Y. Tamiya, Y Kukimoto, and K. C. Chen (1991). Application of Boolean Unification to Combinational Logic Synthesis. In ICCAD, pages 510–513.
R. Aggarwal, R. Murgai, and M. Fujita (1997). Speeding Up Technology-Independent Timing Optimization by Network Partitioning. In ICCAD, pages 83–90.
R. Carragher, R. Murgai, S. Chakraborty, T. Shibuya, Y Kanazawa, M. Prasad, A. Srivastava, N. Vemuri, and H. Yoshida (2001). Layout-driven Logic Optimization. In DATE Designers’ Forum.
R. Mukherjee, J. Jain, K. Takayama, M. Fujita, J. Abraham, and D. Fussell (1997). FLOVER: Filtering Oriented Combinational Verification Approach. In IEEE/ACM International Workshop on Logic & Synthesis.
R. Murgai (1999a). On The Global Fanout Optimization Problem. In ICCAD, pages 511– 515.
R. Murgai (1999b). Performance Optimization Under Rise and Fall Parameters. In ICCAD, pages 185–190.
R. Murgai (2000). Layout-driven Area-constrained Timing Optimization by Net Buffering. In ICCAD, pages 379–386.
V. Boppana and W. K. Fuchs (1998). Dynamic Fault Collapsing and Diagnostic Test Pattern Generation for Sequential Circuits. In ICCAD.
Y. Matsunaga (1998). On Accelerating Pattern Matching for Technology Mapping. In ICCAD, pages 118–123.
Y. Matsunaga and M. Fujita (1989). Multi-Level Logic Optimization Using Binary Decision Diagrams. In ICCAD, pages 556–559.
Y Matsunaga, M. Fujita, and T. Kakuda (1990). Multi-Level Logic Minimization Across Latch Boundaries. In ICCAD,pages 406–409.
Y. Tamiya (1999). Performance Optimization Using Separator Sets. In ICCAD,pages 191–194.
Y. Tamiya, Y. Matsunaga, and M. Fujita (1994). LP based Cell Selection with Constraints of Timing, Area, and Power Consumption. In ICCAD, pages 378–381.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer Science+Business Media New York
About this chapter
Cite this chapter
Hayashi, H. (2003). ICCAD and Fujitsu CAD Activities. In: Kuehlmann, A. (eds) The Best of ICCAD. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-0292-0_51
Download citation
DOI: https://doi.org/10.1007/978-1-4615-0292-0_51
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5007-1
Online ISBN: 978-1-4615-0292-0
eBook Packages: Springer Book Archive