Skip to main content
SpringerLink
Log in

Information Redundancy

  • Chapter
  • First Online:
Fault-Tolerant Design

  • 3684 Accesses

Abstract

This chapter describes how fault tolerance can be achieved by means of coding. Coding is a powerful technique which helps us avoid unwanted information changes during data storage or transmission. Code selection for a given application is usually guided by the types and rate of errors required to be tolerated, their consequences, and the overhead associated with implementing encoding and decoding. In this section, we consider many important families of codes, including parity codes. linear codes, cyclic codes, unordered codes, and arithmetic codes.

“If you make a mistake and do not correct it, this is called a mistake.” Confucius.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 49.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 64.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 99.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Anderson, D., Shanley, T.: Pentium Processor System Architecture, 2nd edn. Addison-Wesley, Reading (1995)

    Google Scholar 

  2. Avižienis, A.: Arithmetic error codes: cost and effectiveness studies for application in digital system design. IEEE Trans. Comput. 20(11), 1322–1331 (1971)

    Article  MATH  Google Scholar 

  3. Berger, J.M.: A note on an error detection code for asymmetric channels. Inform. Contr. 4, 68–73 (1961)

    Article  MATH  Google Scholar 

  4. Berlekamp, E.R.: Nonbinary BCH decoding. In: International Symposium on Information Theory, San Remo, Italy (1967)

    Google Scholar 

  5. Bryant, V.: Metric Spaces: Iteration and Application. Cambridge University Press, Cambridge (1985)

    Google Scholar 

  6. De Micheli, G., Brayton, R., Sangiovanni-Vincentelli, A.: Optimal state assignment for finite state machines. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 4(3), 269–285 (1985)

    Article  Google Scholar 

  7. Dubrova, E.: Multiple-valued logic in VLSI: Challenges and opportunities. In: Proceedings of NORCHIP’99, pp. 340–350 (1999)

    Google Scholar 

  8. Dubrova, E., Mansouri, S.: A BDD-based approach to constructing LFSRs for parallel CRC encoding. In: Proceedings of International Symposium on Multiple-Valued Logic, pp. 128–133 (2012)

    Google Scholar 

  9. Golomb, S.: Shift Register Sequences. Aegean Park Press, Laguna Hills (1982)

    Google Scholar 

  10. Hamming, R.: Error detecting and error correcting codes. Bell Syst. Tech. J. 26(2), 147–160 (1950)

    MathSciNet  Google Scholar 

  11. Immink, K.: Reed-Solomon codes and the compact disc. In: S. Wicker, V. Bhargava (eds.) Reed-Solomon Codes and Their Applications, pp. 41–59. Wiley, New York (1999)

    Google Scholar 

  12. Intel Corporation: Embedded Pentium processor family developer’s manual (1998) http://download.intel.com/design/intarch/manuals/27320401.pdf

  13. Jha, N., Wang, S.J.: Design and synthesis of self-checking VLSI circuits. IEEE Trans. Comput. Aided Des. 12, 878–887 (1993)

    Article  Google Scholar 

  14. Johnson, B.W.: The Design and Analysis of Fault Tolerant Digital Systems. Addison-Wesley, Reading (1989)

    Google Scholar 

  15. Lala, P.: Self-Checking and Fault-Tolerant Digital Design. Morgan Kauffmann Publishers, Waltham (2001)

    Google Scholar 

  16. Lavagno, L., Nowick, S.: Asynchronous control circuits. In: S. Hassoun, T. Sasao (eds.) Logic Synthesis and Verification, Lecture Notes in Computer Science, pp. 255–284. Kluwer Academic Publishers, Boston (2002)

    Google Scholar 

  17. Lidl, R., Niederreiter, H.: Introduction to Finite Fields and their Applications. Cambridge University Press, Cambridge (1994)

    Google Scholar 

  18. Mitra, S., McCluskey, E.J.: Which concurrent error detection scheme to choose? In: Proceedings of the 2000 IEEE International Test Conference, pp. 985–994 (2000)

    Google Scholar 

  19. Murray, B.: Journey into space. NASA Historical Reference Collection, pp. 173–175 (1985)

    Google Scholar 

  20. Peterson, W., Brown, D.: Cyclic codes for error detection. Proc. IRE 49(1), 228–235 (1961)

    Article  MathSciNet  Google Scholar 

  21. Peterson, W.W., Weldon, E.J.: Error-Correcting Codes, 2nd edn. MIT Press, London (1972)

    Google Scholar 

  22. Pierce, J.: Optical channels: practical limits with photon counting. IEEE Trans. Commun. 26(12), 1819–1821 (1978)

    Article  MathSciNet  Google Scholar 

  23. Reed, I.S., Solomon, G.: Polynomial codes over certain finite fields. J. Soc. Ind. Appl. Math. 8(2), 300–304 (1960)

    Article  MathSciNet  MATH  Google Scholar 

  24. Sayers, I., Kinniment, D.: Low-cost residue codes and their application to self-checking vlsi systems. IEE Proc. Comput. Digit. Tech. 132(4), 197–202 (1985)

    Article  Google Scholar 

  25. Shannon, C.E.: A mathematical theory of communication. Bell Syst. Tech. J. 27, 379–423 (1948)

    Google Scholar 

  26. Smith, D.H., Hughes, L.A., Perkins, S.: A new table of constant weight codes of length greater than 28. Electron. J. Comb. 13, A2 (2006)

    MathSciNet  Google Scholar 

  27. Stavinov, E.: A practical parallel CRC generation method. Feature Article, pp. 38–45 (2010)

    Google Scholar 

  28. Strang, G.: Introduction to Linear Algebra, 4th edn. Wellesley-Cambridge Press, Wellesley (2009)

    Google Scholar 

  29. Tang, D.T., Woo, L.S.: Exhaustive test pattern generation with constant weight vectors. IEEE Trans. Comput. C-32, 1145–1150 (1983)

    Google Scholar 

  30. Tezzaron Semiconductor: Soft errors in electronic memory (2004). http://www.tezzaron.com/about/papers/papers.htm

  31. United States Federal Standard 1037C: Telecommunications: Glossary of telecommunication terms. General Services Administration (1996)

    Google Scholar 

  32. United States Postal Service: Domestic mail manual 708.4 - special standards, technical specifications, barcoding standards for letters and flats (2010). http://pe.usps.com/cpim/ftp/manuals/dmm300/708.pdf

  33. Wells, R.B.: Applied Coding and Information Theory for Engineers. Prentice-Hall, Englewood Cliffs (1998)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. KTH Royal Institute of Technology, Forum 120, 164 40, Krista, Sweden

    Elena Dubrova

Authors
  1. Elena Dubrova
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Elena Dubrova .

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media New York

About this chapter

Cite this chapter

Dubrova, E. (2013). Information Redundancy. In: Fault-Tolerant Design. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-2113-9_5

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-2113-9_5

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-2112-2

  • Online ISBN: 978-1-4614-2113-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation