Skip to main content
SpringerLink
Log in

Analysis, Design and Optimization of Active Devices

  • Chapter
  • First Online:
Integrated Circuits for Analog Signal Processing

Abstract

This chapter summarizes the analysis and design of analog integrated circuits (ICs) using the nullor concept and pathological elements. First, the usefulness of the nullor concept and pathological elements is highlighted through modeling the behavior of several active devices, which are used to perform symbolic nodal analysis of analog integrated circuits. Second, the nullator and norator elements are used to develop a binary genetic encoding (BGE) technique for the systematic design of active devices. For instance, we show the computational synthesis of current mirrors (CMs), and we discuss the synthesis of four unity-gain cells, which are combined for the design of mixed-mode amplifiers, such as: current conveyors and current-feedback operational amplifiers. Finally, those active devices are biased and sized (optimized) by applying evolutionary algorithms. Several applications of the active devices, e.g. to implement filters and oscillators, are described herein, while novel applications are provided in the following chapters.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 109.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 149.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Sánchez-López C, Fernández FV, Tlelo-Cuautle E, Tan SX-D (2011) Pathological element-based active device models and their application to symbolic analysis. IEEE Trans Circuits Syst I Regul pap 58(6):1382–1395

    Article  MathSciNet  Google Scholar 

  2. Wang HY, Huang WC, Chiang NH (2010) Symbolic nodal analysis of circuits using pathological elements. IEEE Trans Circuits Syst II Express Briefs 57(11):874–877

    Article  Google Scholar 

  3. Saad RA, Soliman AM (2008) Use of mirror elements in the active device synthesis by admittance matrix expansion. IEEE Trans Circuits Syst I Fundam Theory Appl 55(9):2726–2735

    Article  MathSciNet  Google Scholar 

  4. Tlelo-Cuautle E, Sánchez-López C, Moro-Frias D (2010) Symbolic analysis of (MO)(I)CCI(II)(III)-based analog circuits. Int J Circuit Theory Appl 38(6):649–659

    Google Scholar 

  5. Tlelo-Cuautle E, Sánchez-López C, Martinez-Romero E, Tan SX-D (2010) Symbolic analysis of analog circuits containing voltage mirrors and current mirrors. Analog Integr Circuits Signal Process 65(1):89–95

    Article  Google Scholar 

  6. Fakhfakh M, Tlelo-Cuautle E, Fernández FV (2012) Design of Analog Circuits through Symbolic Analysis. Bentham Sciences Publishers Ltd., United Arab Emirates

    Google Scholar 

  7. Tlelo-Cuautle E, Martinez-Romero E, Sánchez-López C, Tan SX-D (2010) Symbolic behavioral modeling of low voltage amplifiers. IEEE international confernce on electrical engineering, computing science and automatic control (CCE), México, pp 510–514

    Google Scholar 

  8. Rodriguez-Chavez S, Tlelo-Cuautle E, Palma-Rodriguez AA, Tan SX-D (2012) Symbolic DDD-based tool for the computation of noise in CMOS analog circuits. International Caribbean Conference on Devices, Circuits and Systems (ICCDCS), Playa del Carmen, Mexico

    Google Scholar 

  9. Shi G (2011) A survey on binary decision diagram approaches to symbolic analysis of analog integrated circuits. Analog Integr Circuits Signal Process. doi: 10.1007/s10470-011-9773-8

    Google Scholar 

  10. Tan SX-D, Liu X-X, Molinar E, Tlelo-Cuautle E (2012) Parallel symbolic analysis of large analog circuits on GPU platforms. In: VLSI Design, InTech Publisher. Available via InTech–Open Science

    Google Scholar 

  11. Souliotis G, Haritantis I (2008) Current-mode filters based on current mirror arrays. Int J Circuit Theory Appl 36:173–183

    Article  Google Scholar 

  12. Duarte-Villaseñor MA, Tlelo-Cuautle E, Gerardo de la Fraga L (2011) Binary genetic encoding for the synthesis of mixed-mode circuit topologies. Circuits Syst Signal Process. doi:10.1007/s00034-011-9353-2

    Google Scholar 

  13. Martens E, Gielen G (2008) Classification of analog synthesis tools based on their architecture selection mechanisms. Integr VLSI J 41:238–252

    Article  Google Scholar 

  14. Biolek D, Senani R, Biolkova V, Kolka Z (2008) Active elements for analog signal processing: classification, review, and new proposals. Radioengineering 17(4):15–32

    Google Scholar 

  15. Sedra A, Smith KC (1968) The current conveyor: a new circuit building block. Proc IEEE 56:1368–1369

    Article  Google Scholar 

  16. Mobarak M, Onabajo M, Silva-Martinez J, et al (2010) Attenuation-predistortion linearization of CMOS OTAs with digital correction of process variations in OTA-C filter applications. IEEE J Solid State Circuits 45(2):351–367

    Article  Google Scholar 

  17. Abhirup L, Maneesha G (2011) Realizations of grounded negative capacitance using CFOAs. Circuits Syst Signal Process 30(1):143–155

    Article  MATH  Google Scholar 

  18. Gupta SS, Bhaskar DR, Senani R, et al (2011) Synthesis of linear VCOs: the state-variable approach. J Circuits Syst Comput 20(4):587–606

    Article  Google Scholar 

  19. Soliman AM (2011) Generation of CFOA, CCII and DVCC based oscillators from passive RLC filter. J Circuits Syst Comput 20(4):621–639

    Article  Google Scholar 

  20. Trejo-Guerra R, Tlelo-Cuautle E, Sánchez-López C, Muñoz-Pacheco JM, Cruz-Hernández C (2010) Realization of multiscroll chaotic attractors by using current-feedback operational amplifiers. Revista Mexicana de Fisica 56(4):268–274

    Google Scholar 

  21. Saad RA, Soliman AM (2010) A new approach for using the pathological mirror elements in the ideal representation of active devices. Int J Circuit Theory Appl 38(2):148–178

    MATH  Google Scholar 

  22. Biolek D, Bajer J, Biolkova V, et al (2011) Z copy-controlled gain-current differencing buffered amplifier and its applications. Int J Circuit Theory Appl 39(3):257–274

    Article  Google Scholar 

  23. Sánchez-López C, Martinez-Romero E, Tlelo-Cuautle E (2011) symbolic analysis of OTRAs-Based circuits. J Appl Res Technol 9(1):69–80

    Google Scholar 

  24. Sánchez-López C, Fernández FV, Tlelo-Cuautle E (2010) Generalized admittance matrix models of OTRAs and COAs. Microelectronics J 41(8):502–505

    Article  Google Scholar 

  25. Tlelo-Cuautle E, Duarte-Villaseñor MA, Garcia-Ortega JM, Sánchez-López C (2007) Designing SRCOs by combining SPICE and Verilog-A. Int J Electronics 94(4):373–379

    Article  Google Scholar 

  26. Tlelo-Cuautle E (2011) Advances in analog circuits. InTech Publisher. Online Available http://www.intechweb.org/books/show/title/advances-in-analog-circuits

  27. Tlelo-Cuautle E, Torres-Muñoz D, Torres-Papaqui L (2005) On the computational synthesis of CMOS voltage followers. IEICE Trans Fundam Electronics Commun Comput Sci E88-A(12):3479–3484

    Google Scholar 

  28. Carvajal RG, Ramirez-Angulo J, López-Martin A, Torralba A, Galán J, Carlosena A, Muñoz F (2005) The flipped voltage follower: a useful cell for low-voltage low-power circuit design. IEEE Trans Circuits Syst II 52(7):1276-1291

    Google Scholar 

  29. Gupta SS, Senani R (2006) New voltage-model/current-mode universal biquad filter using unity-gain cells. Int J Electronics 93(11):769–775

    Article  Google Scholar 

  30. Sánchez-López C, Castro-Hernandez A, Perez-Trejo A (2008) Experimental verification of the Chua’s circuit designed with UGCs. IEICE Electron Express 5(17):657–661

    Article  Google Scholar 

  31. Trejo-Guerra R, Tlelo-Cuautle E, Jiménez-Fuentes JM, Muñoz-Pacheco JM, Sánchez-López C (2011) Multiscroll floating gate based integrated chaotic oscillator. Int J Circuit Theory Appl. doi:10.1002/cta.821

    Google Scholar 

  32. Tlelo-Cuautle E, Guerra-Gómez I, Reyes-Garcia CA, Duarte-Villaseñor MA (2010) Synthesis of analog circuits by genetic algorithms and their optimization by particle swarm optimization. In: Chiong R (ed) Intelligent systems for automated learning and adaptation: emerging trends and applications. Information Science Reference: IGI Global, pp 173–192

    Google Scholar 

  33. Tlelo-Cuautle E, Guerra-Gómez I, Duarte-Villaseñor MA, de la Fraga LG, Flores-Becerra G, Reyes-Salgado G, Reyes-Garcia CA, Rodriguez-Gómez G (2010) Applications of evolutionary algorithms in the design automation of analog integrated circuits. J Appl Sci 10(17):1859–1872

    Article  Google Scholar 

  34. Tlelo-Cuautle E, Guerra-Gómez I, de la Fraga LG, Flores-Becerra G, Polanco-Martagón S, Fakhfakh M, Reyes-Garcia CA, Rodriguez-Gómez G, Reyes-Salgado G (2011) Evolutionary algorithms in the optimal sizing of analog circuits. In: Koeppen M, Schaefer G, Abraham A (eds.) Intelligent computational optimization in engineering: techniques & applications, vol 366. Springer, Hershey, PA, pp 109–138

    Chapter  Google Scholar 

  35. Deb K, Pratap A, Agarwal S, Meyarivan T (2002) A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Trans Evol Comput 6(2):182–197

    Article  Google Scholar 

  36. Zhang QF, Li H (2007) MOEA/D: a multiobjective evolutionary algorithm based on decomposition. IEEE Trans Evol Comput 11(6):712–731

    Article  Google Scholar 

  37. Polanco-Martagón S, Reyes-Salgado G, Flores-Becerra G, Guerra-Gómez I, Tlelo-Cuautle E, de la Fraga LG, Duarte-Villaseñor MA (2012) Selection of MOSFET sizes by fuzzy sets intersection in the feasible solutions space. J Appl Res Technol 10(2) In press

    Google Scholar 

Download references

Acknowledgment

This work is supported by CONACyT/MEXICO under project 131839-Y.

Author information

Authors and Affiliations

  1. INAOE, Tonantzintla, México

    I. Guerra-Gómez, E. Tlelo-Cuautle & M. A. Duarte-Villaseñor

  2. Universidad Autónoma de Tlaxcala, Tlaxcala, México

    C. Sánchez-López

Authors
  1. I. Guerra-Gómez
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. E. Tlelo-Cuautle
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. M. A. Duarte-Villaseñor
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. C. Sánchez-López
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to I. Guerra-Gómez .

Editor information

Editors and Affiliations

  1. INAOE, Luis Enrique Erro No. 1. Tonantzintla, Puebla, 72840, Mexico

    Esteban Tlelo-Cuautle

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media New York

About this chapter

Cite this chapter

Guerra-Gómez, I., Tlelo-Cuautle, E., Duarte-Villaseñor, M.A., Sánchez-López, C. (2013). Analysis, Design and Optimization of Active Devices. In: Tlelo-Cuautle, E. (eds) Integrated Circuits for Analog Signal Processing. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1383-7_1

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-1383-7_1

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-1382-0

  • Online ISBN: 978-1-4614-1383-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation