Abstract
In this chapter, we take a look at RF systems from the system to the block level. The overview presents an introduction to the basic communication system, its various architectures and implementations. An architecture best suited for SoC integration is highlighted. Throughout the book, elements will be added to that baseline configuration to enable and demonstrate true built-in self-test and self-calibration capabilities.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
S. Bhattacharya, R. Senguttuvan, A. Chatterjee, “Production test technique for measuring BER of ultra-wideband (UWB) devices,” IEEE Transactions on Microwave Theory and Techniques, vol.53, no.11, pp. 3474–4381, 2005
M. Lin, Q. Zhang, Q. Xu, “EVM Simulation and it comparison with BER for different types of modulation,” TENCON 2007–2007 IEEE Region 10 Conference, pp.1–4, 2007
L. Wang, C. Stroud, N. Touba, System-on-Chip Test Architectures: Nanometer Design for Testability. Elsevier, 2008
M. Onabajo, M. Silva-Martinez, J. Fernandez, E. Sanchez-Sinencio, “An on-chip loopback block for RF transceiver built-in test,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol.56, no.6, pp.444–448, 2009
J.J. Dabrowski, R.M. Ramzan, “Built-in Loopback Test for IC RF Transceivers,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.18, no.6, pp.933–946, June 2010
E. Garcia-Moreno, K. Suenaga, R. Picos, S. Bota, M. Roca, E. Isern, “Compact Frequency Offset Circuit for Testing IC RF Transceivers,” Solid-State and Integrated Circuit Technology, 2006. 8th International Conference on ICSICT ‘06, pp.2125–2128, Oct. 2006
S. Bhattacharya, A. Chatterjee, “A built-in loopback test methodology for RF transceiver circuits using embedded sensor circuits,” Test Symposium, 2004. 13th Asian, pp. 68–73, Nov. 2004
P.N. Variyam, S. Cherubal, A. Chatterjee, “Prediction of analog performance parameters using fast transient testing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.21, no.3, pp.349–361, Mar 2002
R. Voorakaranam, S.S. Akbay, S. Bhattacharya, S. Cherubal, A. Chatterjee, “Signature Testing of Analog and RF Circuits: Algorithms and Methodology,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol.54, no.5, pp.1018–1031, May 2007
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Bou-Sleiman, S., Ismail, M. (2012). Radio Systems Overview: Architecture, Performance, and Built-in-Test. In: Built-in-Self-Test and Digital Self-Calibration for RF SoCs. SpringerBriefs in Electrical and Computer Engineering(). Springer, New York, NY. https://doi.org/10.1007/978-1-4419-9548-3_2
Download citation
DOI: https://doi.org/10.1007/978-1-4419-9548-3_2
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-9547-6
Online ISBN: 978-1-4419-9548-3
eBook Packages: EngineeringEngineering (R0)