Abstract
One of the key technologies for enabling 3D integration of semiconductor devices is the micro bump based interconnect joining that allows silicon dies with through-silicon vias (TSVs) to be stacked on each other. In order to achieve a high level of integration, the pitch and dimensions of these micro bumps also need to be reduced. Significant assembly challenges need to be overcome in order to accomplish successful yielding micro bump assemblies. In this chapter, the assembly aspects of micro bump fabrication, joining and underfill integration are discussed. The metallurgical fundamentals of micro bump formation are discussed in order to give insight into the choice of interconnect bonding method, the under bump metallisation and the micro bump as such and the impact of these on the stacking approach. Finally, various stacking schemes for 3D integration are considered and their relative advantages and drawbacks are discussed.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Roman JW, Eagar TW (1992) In: Proceedings of the international society for hybrid microelectronics (ISHM), Reston, p 1. “Low Stress Die Attach by Low Temperature Transient Liquid Phase Bonding,“ 1992 International Symposium on Microelectronics, 52, (sponsored by the International Society for Hybrid Microelectronics, ISHM), San Francisco, CA, 81, 1992.
Munding A, Kaiser A, Benkart P, Heittmann A, Hübner, Ramacher U, Kohn E, (2006) In: Proceedings of the IEEE 2006, Montreux, p 262. Scaling aspects for microjoints for 3D chip interconnects. ESSDERC 2006, European Solid-State Device Research Conference, Montreux, Switzerland, September 18-22, 2006.
Zhang W, Ruythooren W (2008) Study of the Au/In reaction for transient liquid-phase bonding and 3D chip stacking. J Electron Mater 37(8):1095–1101
Agarwal R, Zhang W, Limaye P, Ruythooren W (2009) High density Cu-Sn TLP bonding for 3D integration. In: 59th electronic components and technology conference (ECTC), San Diego, pp 345–349
Blair HD, Pan T, Nicholson JM, Cooper RP, Oh S, Farah AR (1996) Manufacturing concerns of the electronic industry regarding intermetallic compound formation during the soldering stage. In: IEEE/CPMT international manufacturing technology symposium 1996, Austin, pp 282–292
Oh M (1994) Ph.D. dissertation, Growth Kinetics of intermetallic phases in the Cu-Sn binary and the Cu-Ni-Sn ternary system at low temperatures Lehigh University
Jourdain A et al (2009) Electrically yielding collective hybrid bonding for 3D stacking of ICs. In: Proceedings of the ECTC 2009, San Diego, pp 11–13
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Limaye, P., Zhang, W. (2011). Micro Bump Assembly. In: Burghartz, J. (eds) Ultra-thin Chip Technology and Applications. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-7276-7_16
Download citation
DOI: https://doi.org/10.1007/978-1-4419-7276-7_16
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4419-7275-0
Online ISBN: 978-1-4419-7276-7
eBook Packages: EngineeringEngineering (R0)