This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Clark, L, et al., “An embedded microprocessor core for high performance and low power applications,” IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, pp. 498–506, November 2001.
Montonarro, J, et al., “A 160 MHz, 32b 0.5 W CMOS RISC microprocessor,” IEEE Journal of Solid-state Circuits, Vol. 31, pp. 1703–1714, November 1996.
Weiser, M, Welch, B, Demers, A, Shenker, S, “Scheduling for reduced CPU energy,” Proceedings of the Fisrt Symposium on Operating Systems Design and Implementation, November, 1994.
Pering, T, Burd, T, Broderson, R, “The simulation and evaluation of dynamic voltage scaling algorithms,” Proceedings of International Symposium on Low Power Electronics, pp. 76–81, August 1998.
Ricci, F, et al., “A 1.5 GHz 90-nm embedded microprocessor core,” VLSI Circuits Symposium on Technology Design, pp. 12–15, June 2005.
Sakurai, T, Newton, A, “Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas,” IEEE Journal of Solid-State Circuits, Vol. 25, No. 2, pp. 584–594, April 1990.
Mudge, T, “Power: A first-class architectural design constraint,” Computer, Vol. 34, No. 4, pp. 52–58, April 2001.
Intel 80200 Processor based on Intel XScale Microarchitecture Developers Manual, November 2000.
Intel XScale Core Developers Manual, December 2000.
Clark, L, Deutscher, N, Ricci, F, Demmons, S, “Standby power management for a 0.18-μm microprocessor,” Proceedings of International Symposiums on Low Power Electronics, pp. 7–12, August 2002.
Clark, L, Morrow, M, Brown, W, “Reverse body bias for low effective standby power,” IEEE Transactions on VLSI Systems, Vol. 12, No. 9, pp. 947–956, September, 2004.
Morrow, M, “Micro-architecture uses a low power core,” Computer, p. 55, April 2001.
ITRS roadmap. Online at www.itrs.org
Seevinck, E, List, F, Lohstroh, J, “Static noise margin analysis of MOS SRAM cells,” IEEE Journal of Solid-State Circuits, Vol. 22, No. 5, pp. 748–754, October 1987.
Bhavnagarwala, A, Tang, X, Meindl, J, “The impact of intrinsic device fluctuations on CMOS SRAM cell stability,” IEEE Journal of Solid-State Circuits, Vol. 36, No. 4, pp. 658–665, April 2001.
Chen, J, Clark, L, Chen, T, “An ultra-low-power memory with a subthreshold power supply voltage,” IEEE Journal of Solid-State Circuits, Vol. 41, No. 10, pp. 2344–2353, October 2006.
Calhoun, B, Chandrakasan, A, “A 256-kb 65-nm Sub-threshold SRAM design for ultra-low-voltage operation,” IEEE Journal of Solid-State Circuits, Vol. 42, No. 3, pp. 680–688, March 2007.
Intel PXA27? Processor Family Developers Manual.
US patent 6,650,589: “Low Voltage Operation of Static Random Access Memory,” November 18, 2003.
Intel PXA27× Processor Family Power Requirements.
US patent 6,519,707: “Method and Apparatus for Dynamic Power Control of a Low Power Processor,” February 11, 2003.
US patent 6,664,775: “Apparatus Having Adjustable Operational Modes and Method Therefore,” December 16, 2003.
Maneatis, J, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, pp. 1723–1732, November 1996.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Clark, L.T., Ricci, F., Brown, W.E. (2008). Dynamic Voltage Scaling with the XScale Embedded Microprocessor. In: Wang, A., Naffziger, S. (eds) Adaptive Techniques for Dynamic Processor Optimization. Series on Integrated Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-76472-6_6
Download citation
DOI: https://doi.org/10.1007/978-0-387-76472-6_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-76471-9
Online ISBN: 978-0-387-76472-6
eBook Packages: EngineeringEngineering (R0)