References
S. Agarwala et al. A 600-MHz VLIW DSP. IEEE Journal of Solid-State Circuits, Nov. 2002.
W. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proc. of DAC, June 2001.
J. Dielissen et al. Concepts and Implementation of the Philips Network-on-Chip. IPBased SOC Design, Grenoble, France, Nov. 2003.
J. Dielissen et al. Power Measurements and Analysis of a Network on Chip. Philips Research, Technical Note TN-2005-0282, Apr. 2005.
K. Goossens et al. Æthereal Network on Chip: Concepts, Architectures, and Implementations. IEEE Design and Test of Computers, 2005.
P. Guerrier and A. Greiner. A generic architecture for on-chip packet switched interconnections. In Proc. of DATE, March. 2000.
Zvika Guz et al. Efficient Link Capacity and QoS Design for Network-on-Chip. In Proc. of DATE, March 2006.
R. Ho, K. Mai, and M. Horowitz. The future of wires. In Proc. of the IEEE, April. 2001. [9] Hu et al. Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints. In Proc. of ASP-DAC, 2003.
I. Issenin, E. Brockmeyer, B. Durinck, N. Dutt. Multiprocessor System-on-Chip Data Reuse Analysis for Exploring Customized Memory Hierarchies. In Proc. of DAC, 2006.
I. Issenin, N. Dutt. Data Reuse Driven Energy-Aware MPSoC Co-Synthesis of Memory and Communication Architecture for Streaming Applications. In Proc. of CODES+ISSS, 2006.
S. Kim et al. Efficient Exploration of On-Chip Bus Architectures and Memory Allocation. In Proc. of CODES+ISSS, 2004.
Manolache et al. Fault and Energy-Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC. In Proc. of DAC, 2005.
Micron Async/Page/Burst CellularRAM Memory MT45W4MW16BCGB, http://download.micron.com/pdf/datasheets/psram/64Mb_burst_cr1_5_p25z.pdf.
MPARM project, http://www-micrel.deis.unibo.it/sitonew/research/mparm.html.
S. Murali, G. De Micheli. Bandwidth-Constrained Mapping of Cores onto NoC Architectures. In Proc. of DATE, 2004.
S. Pasricha, N. Dutt. COSMECA: Application Specific Co-Synthesis of Memory and Communication Architectures for MPSoC. In Proc. of DATE, 2006.
P. Shivakumar, N. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Technical Report 2001/2, Aug. 2001.
K. Srinivasan et al. A Technique for Low Energy Mapping and Routing in Network-onChip Architectures. In Proc. of ISLPED, 2005.
K. Srinivasan et al. Layout Aware Design of Mesh based NoC Architectures. In Proc. of CODES+ISSS, 2006.
F. Steenhof et al. Networks on chips for high-end consumer-electronics TV system architectures. In Proc. of DATE, 2006.
P. Stobach. A new technique in scene adaptive coding. In Proc. of EUSIPCO, Grenoble, 1988.
Z. Yu et al. An Asynchronous Array of Simple Processors for DSP Applications. In Proc. of ISSCC, 2006.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 International Federation for Information Processin
About this paper
Cite this paper
Issenin, I., Dutt, N. (2007). Data Reuse Driven Memory and Network-On-Chip Co-Synthesis. In: Rettberg, A., Zanella, M.C., Dömer, R., Gerstlauer, A., Rammig, F.J. (eds) Embedded System Design: Topics, Techniques and Trends. IFIP – The International Federation for Information Processing, vol 231. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-72258-0_26
Download citation
DOI: https://doi.org/10.1007/978-0-387-72258-0_26
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-72257-3
Online ISBN: 978-0-387-72258-0
eBook Packages: Computer ScienceComputer Science (R0)