Abstract
We present an experiment which has demonstrated that methods and tools developed in the context of black box conformance testing of communication protocols can be efficiently used for testing the cache coherency protocol of a hardware multi-processor architecture. We have used the automatic conformance tests generator tgv developed by INRIA to generate abstract tests and we have developed a software in order to make them executable in the real test environment of Bull.
The tgv approach has been considered by the hardware testing community as a serious alternative to usual random test generation. It overwhelms the well known debugging and coverage problems linked to this kind of technic.
Chapter PDF
References
IEEE (Institute of Electrical and Electronic Engineers). Standard VHDL Language Reference Manual. IEEE Standard 1076-1993, 1993.
IEEE (Institute of Electrical and Electronic Engineers). Standard Verilog HDL Language Reference Manual. IEEE Draft Standard 1364, October 1995.
M. Faci and L. Logrippo. Specifying Hardware in LOTOS. In D. Agnew, L. Claesen, and R. Camposano, editors, In the 11th International Conference on Computer Hardware Description Languages and their Applications, pages 305–312, Ottawa, Ontario, Canada, April 1993.
G. Chehaibar, H. Garavel, L. Mounier, N. Tawbi, and F. Zulian. Specification and Verification of the PowerScale™ Bus Arbitration Protocol: An Industrial Experiment with LOTOS. In R. Gotzhein and J. Bredereke, editors, Proceedings of FORTE/PSTV’96, Kaiserslautern, Germany, October 1996.
J.-C. Fernandez, C. Jard, T. Jéron, and C. Viho. Using on-the-fly verification techniques for the generation of test suites. In A. Alur and T. Henzinger, editors, Conference on Computer-Aided Verification (CAV’ 96), New Brunswick, New Jersey, USA, LNCS 1102. Springer, July 1996.
J.-C. Fernandez, C. Jard, T. Jéron, and C. Viho. An experiment in automatic generation of test suites for protocols with verification technology. Journal of Science of Computer Programming-Special Issue on Industrial Relevant Applications of Formal Analysis Techniques, 29, p. 123–146, 1997.
M. Bozga, J.-C. Fernandez, L. Ghirvu, C. Jard, T. Jéron, A. Kerbrat, L. Mounier, and P. Morel. Verification and test generation for the SSCOP protocol. Journal of Science of Computer Programming-Special Issue on The Application of Formal Methods in Industrial Critical Systems, To appear, 1999.
H. Garavel. OPEN/CÆSAR: An Open Software Architecture for Verification, Simulation, and Testing. In B. Steffen, editor, Proceedings of the First International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS’98), LNCS vol. 1384, p. 68–84, March 1998.
H. Kahlouche, C. Viho, and M. Zendri. An industrial experiment in automatic generation of executable test suites for a cache coherency protocol. In A. Petrenko, and N. Yevtushenko, editors, IFIP TC6 11 th International Workshop on Testing of Communicating Systems. Chapman &Hall, p. 211–226, September 1998.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kahlouche, H., Viho, C., Zendri, M. (1999). Hardware Testing Using a Communication Protocol Conformance Testing Tool. In: Cleaveland, W.R. (eds) Tools and Algorithms for the Construction and Analysis of Systems. TACAS 1999. Lecture Notes in Computer Science, vol 1579. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-49059-0_22
Download citation
DOI: https://doi.org/10.1007/3-540-49059-0_22
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-65703-3
Online ISBN: 978-3-540-49059-3
eBook Packages: Springer Book Archive