Abstract
Configurable computing systems traditionally operate as single user systems. The availability of configurable systems can be improved by supporting multiple users simultaneously. This paper presents a configurable system using the SLAAC1-V that supports multitasking configurable hardware. The techniques used to support hardware context-switching are described and the run-time performance of the system is evaluated.
This effort is sponsored by the Defense Advanced Research Projects Agency (DARPA) under contract number DABT63-96-C-0047. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright annotation thereon.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Steve Trimberger, Dean Carberry, Anders Johnson, and Jennifer Wong. A timemultiplexed FPGA. In J. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 22–28, Napa, CA, April 1997.
S. M. Scalera and J. R. Vazquez. The design and implementation of a contextswitching FPGA. In J. M. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 78–85, Napa, CA, April 1998.
T. Fujii, K. Furuta, M. Motomura, M. Nomura, M. Mizuno, K. Anjo, K. Wakabayashi, Y. Hirota, Y. Nakazawa, H. Ito, and M. Yamashina. Dynamically reconfigurable logic engine with a multi-context/multi-mode unified-cell architecture. In Proceedings of the 1999 46th IEEE International Solid-State Circuits Conference (ISSCC’99), pages 364–365, 1999.
A. Chien and J. H. Byun. Safe and protected execution for the morph/amrm reconfigurable processor. In K. L. Pocek and J. M. Arnold, editors, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, page n/a, Napa, CA, April 1999. IEEE Computer Society, IEEE.
Timothy Wheeler, Paul Graham, Brent Nelson, and Brad Hutchings. Using designlevel scan to improve FPGA design observability and controllability for functional verification. In Field-Programmable Logic and Applications. Proceedings of the 11th International Workshop, FPL 2001, Lecture Notes in Computer Science, pages 483–492. Springer-Verlag, August 2001.
Xilinx Corporation. Virtex Series Configuration Architecture User Guide, September 27, 2000. XAPP151 (v1.5).
Philip James-Roxby and Steven A. Guccione. Automated extraction of run-time parameterisable cores from programmable device configurations. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’ 00), pages 153–161. IEEE Computer Society, IEEE Computer Society Press, April 2000.
P. Chodowiec, K. Gaj, P. Bellows, and B. Schott. “Experimental testing of the Gigabit IPSec-compliant implementations of rijndael and triple DES using SLAAC1-V FPGA accelerator board”. In Proceedings of 2001 Information Security Conference, pages 220–234, October 2001.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Landaker, W.J., Wirthlin, M.J., Hutchings, B.L. (2002). Multitasking Hardware on the SLAAC1-V Reconfigurable Computing System. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_83
Download citation
DOI: https://doi.org/10.1007/3-540-46117-5_83
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44108-3
Online ISBN: 978-3-540-46117-3
eBook Packages: Springer Book Archive