Abstract
Recently, many models using reconfigurable optically pipelined buses have been proposed in the literature. All algorithms developed for these models assume that a healthy system is available. We present some fundamental algorithms that are able to tolerate up to N/2 faults on an N-processor LARPBS (one particular optical model). We then extend these results to apply to other algorithms in the areas of image processing and matrix operations.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A. G. Bourgeois and J. L. Trahan, “Relating Two-Dimensional Reconfigurable Meshes with Optically Pipelined Buses,” to appear in Int’l. Jour. Found. of Comp. Science.
H.-L. Chen and S.-H. Hu, “Distributed Submesh Determination in Faulty Tori and Meshes,” Proc. Int’l. Par. Processing Symp., (1997).
G.-M. Chiu and S.-P. Wu, “A Fault-Tolerant Routing Strategy in Hypercube Multicomputers,” IEEE Trans. Comput, vol. 45, (1996), pp. 143–154.
Z. Guo, R. Melhem, R. Hall, D. Chiarulli, and S. Levitan, “Array Processors with Pipelined Optical Busses,” J. Parallel Distrib. Comput., vol. 12, (1991), pp. 269–282.
K. Li, Y. Pan, and S. Q. Zheng, Parallel Computing Using Optical Interconnections, Kluwer Academic Publishers, Boston, MA, 1998.
K. Li, Y. Pan, and S. Q. Zheng, “Fast and Efficient Parallel Matrix Operations Using a Linear Array with a Reconfigurable Pipelined Bus System,” in High Performance Computing Systems and Applications, J. Schaeffer and R. Unrau, eds., Kluwer Academic Publishers, Boston, MA, 1998.
K. Li, Y. Pan, and S. Q. Zheng, “Fast and Efficient Parallel Matrix Multiplication Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System,” IEEE Trans. Parallel Distrib. Systems, vol. 9, (1998), pp. 705–720.
M. Middendorf and H. ElGindy, “Matrix Multiplication on Processor Arrays with Optical Buses,” to appear in Informatica.
Y. Pan and K. Li, “Linear Array with a Reconfigurable Pipelined Bus System: Concepts and Applications,” Information Sciences — An International Journal, vol. 106, (1998), pp. 237–258.
B. Parhami, “Fault Tolerance Properties of Mesh-Connected Parallel Computers with Separable Row/Column Buses,” Proc. Midwest Symp. on Cir. and Syst., (1993).
B. Parhami and C.-H. Yeh, “The Robust-Algorithm Approach to Fault Tolerance on Processor Arrays: Fault Models, Fault Diameter, and Basic Algorithms,” Proc. Int’l. Par. Processing Symp., (1998), pp. 742–746.
S. Pavel and S. G. Akl, “Matrix Operations Using Arrays with Reconfigurable Optical Buses,” Par. Algs. and Appl, vol. 8, (1996), pp. 223–242.
S. Pavel and S. G. Akl, “On the Power of Arrays with Optical Pipelined Buses,” Proc. Int’l. Conf. Par. Distr. Proc. Techniques and Appl, (1996), pp. 1443–1454.
C. Qiao, “On Designing Communication-Intensive Algorithms for a Spanning Optical Bus Based Array,” Parallel Proc. Letters, vol. 5, (1995), pp. 499–511.
C. Qiao and R. Melhem, “Time-Division Optical Communications in Multiprocessor Arrays,” IEEE Trans. Comput., vol. 42, (1993), pp. 577–590.
S. Rajasekaran and S. Sahni, “Sorting, Selection and Routing on the Arrays with Reconfigurable Optical Buses,” IEEE Trans. Parallel Distrib. Systems, vol. 8, (1997), pp. 1123–1132.
J. L. Trahan, A. G. Bourgeois, Y. Pan, and R. Vaidyanathan, “Optimally Scaling Permutation Routing on Reconfigurable Arrays with Optically Pipelined Buses,” Proc. 13th Int’l. Par. Process. Symp. & 10th Symp. Par. Distr. Process., (1999), pp. 233–237.
J. L. Trahan, A. G. Bourgeois, and R. Vaidyanathan, “Tighter and Broader Complexity Results for Reconfigurable Models,” Parallel Proc. Letters, vol. 8, (1998), pp. 271–282.
J. L. Trahan, Y. Pan, R. Vaidyanathan, and A. G. Bourgeois, “Scalable Basic Algorithms on a Linear Array with a Reconfigurable Pipelined Bus System,” Proc. Int’l. Conf. on Parallel and Distributed Computing Systems, (1997), pp. 564–569.
S. Q. Zheng and Y. Li, “Pipelined Asynchronous Time-Division Multiplexing Optical Bus,” Optical Engineering, vol. 36, (1997), pp. 3392–3400.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bourgeois, A.G., Trahan, J.L. (2000). Fault Tolerant Algorithms for a Linear Array with a Reconfigurable Pipelined Bus System. In: Rolim, J. (eds) Parallel and Distributed Processing. IPDPS 2000. Lecture Notes in Computer Science, vol 1800. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45591-4_144
Download citation
DOI: https://doi.org/10.1007/3-540-45591-4_144
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67442-9
Online ISBN: 978-3-540-45591-2
eBook Packages: Springer Book Archive