Skip to main content
SpringerLink
Log in

Microprocessors — 10 Years Back, 10 Years Ahead

  • Chapter
  • First Online:
Informatics

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2000))

Abstract

Continuing improvements in semiconductor technology — as characterized by Moore’s law — have provided computer architects with an increasing number of faster ransistors with which to build microprocessors. In the past decade, architects have seized these opportunities to build microprocessors that bear litle resemblance to the microprocessors of the 1970s and 1980s. With Moore ’s law projected to hold beyond the next decade,microprocessor architects will have even larger transistor budgets with which to build innovative microproces sors; the microprocessor circa 2010 is likely to bear little resemblance to today ’s microprocessor.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. D.W. Anderson, F.J. Sparacio, and R.M. Tomasulo.The IBM System/360 Model 91:Machine Philosophy and Instruction-Handling. IBM Journal of Research and Development pages 8–24, Jan.1967.

    Google Scholar 

  2. Todd M. Austin, Dionisios N. Pnevmatikatos, and Gurindar S. Sohi. Streamlining data cache access with fast address calculation. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 369–381,June 1995.

    Google Scholar 

  3. R.S. Chappell, J. Stark, S.P. Kim, S.K. Reinhardt, and Y.N. Patt. Simultaneous Subordinate Microthreading (SSMT). In Proc. 26th International Symposium on Computer Architecture, May 1999.

    Google Scholar 

  4. G.Z. Chryso and J. S. Emer. Memory Dependence Prediction u ing Store Set. In Proc. 25th International Symposium on Computer Architecture pages 142–153, Jun.1998.

    Google Scholar 

  5. J. Emer. Simultaneous Multithreading:Multiplying Alpha’ Performance. Microprocessor Forum,Oct. 1999.

    Google Scholar 

  6. A. Farcy, O. Temam, R. Espasa, and T. Juan. Dataflow Analysis of Branch Misprediction and It Application to Early Resolution of Branch Outcomes.In Proc. 31st International Symposium on Microarchitecture, pages 59–68, Dec.1998.

    Google Scholar 

  7. P. Glaskowsky. Pentium 4 (Partially)Previewed. Microprocessor Report 14(8), Aug.2000.

    Google Scholar 

  8. Linley Gwennap. Intel, HP Make EPIC Disclosure. Microprocessor Report 11(14), Oct.1997.

    Google Scholar 

  9. L. Hammond, B.A. Nayfeh, and K. Olukotun. A Single-Chip Multiprocessor. IEEE Computer 30(9):79–85, Sep.1997.

    Google Scholar 

  10. L. Hammond, M. Willey, and K. Olukotun. Data speculation upport for a chip multiprocessor. In Proc. 8th International Conference on Architectural Support for Programming Languages and Operating Systems pages 58–69, Oct.1998.

    Google Scholar 

  11. H. Hirata, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa. An Elementary Proce or Architecture with Simultaneou Instruction I uing from Multiple Threads. In Proc. 19th Annual International Symposium on Computer Architecture, pages 136–145, May 1992.

    Google Scholar 

  12. D. Kroft. Lockup-Free Instruction Fetch/Prefetch Cache Organization. In Proc. 8th Annual International Symposium on Computer Architecture pages 81–87, May 1981.

    Google Scholar 

  13. M. H. Lipasti, C. B. Wilkerson, and J. P. Shen. Value Locality and Load Value Prediction. In Proc. 7th International Conference on Architectural Support for Programming Languages and Operating Systems pages 138–147, Oct.1996.

    Google Scholar 

  14. Scott McFarling. Combining Branch Predictors.Technical Report WRL Technical Note,TN-36, Digital Equipment Corporation, Jun. 1993.

    Google Scholar 

  15. A. Moshovos, S. E.Breach, T.N. Vijaykumar, and G.S. Sohi. Dynamic Speculation and Synchronization of Data Dependence. In Proc. 24th International Symposium on Computer Architecture pages 181–193, Jun.1997.

    Google Scholar 

  16. N. Nishi, T. Inoue, M. Nomura, S. Matsushita, S. Toru, A. Shibayama, J. Sakai, T. Oshawa, Y. Nakamura, S. Shimada, Y. Ito, M. Edahiro, M. Mizuno, K. Minami, O. Matsuo, H. Inoue, T. Manabe, T. Yamazaki, Y. Nakazawa, Y. Hirota, and Y. Yamada. A 1 GIPS 1 WSingle-Chip Tightly-Coupled Four-Way Multiprocessor with Architecture Support for Multiple Control-Flow Execution. In Proc. 47th nternational IEEE Solid-State Circuits Conference Feb.2000.

    Google Scholar 

  17. Y.N. Patt, S.W. Melvin, W.W. Hwu, and M. Shebanow. Critical issues regarding hps,a high performance microarchitecture. In Proc. 18th Annual Workshop on Microprogramming pages 109–116, Dec.1985.

    Google Scholar 

  18. A. Roth, A. Moshovos, and G.S. Sohi. Dependence Based Prefetching for Linked Data Structure. In Proc. 8th Conference on Architectural Support for Program-ming Languages and Operating Systems, pages 115–126, Oct.1998.

    Google Scholar 

  19. A. Roth, A. Moshovos, and G.S. Sohi. Improving Virtual Function Call Target Prediction via Dependence-Ba ed Pre-Computation. In Proc. 1999 Internation Conference on Supercomputing pages 356–364, Jun.1999.

    Google Scholar 

  20. A. Roth and G.S. Sohi. Speculative Data-Driven Multithreading. In Proc. 7th International Symposium on High-Performance Computer Architecture Jan.2001.

    Google Scholar 

  21. J.E. Smith and A.R. Pleszkun. Implementation of Preci e Interrupts in Pipelined Processors. In Proc. 12th Annual International Symposium on Computer Archi-tecture Jun.1985.

    Google Scholar 

  22. J.E. Smith. A Study of Branch Prediction Strategies. In Proc. 8th International Symposium on Computer Architecture pages 135–148, May 1981.

    Google Scholar 

  23. G.S. Sohi, S. Breach, and T.N. Vijaykumar. Multiscalar Processors. In Proc. 22nd International Symposium on Computer Architecture pages 414–425, Jun.1995.

    Google Scholar 

  24. G.S. Sohi and S. Vajapeyam. Instruction Issue Logic for High-Performance Interruptable Pipelined Processors. In Proc. 14th International Symposium on Com-puter Architecture pages 27–34, May 1987.

    Google Scholar 

  25. Gurindar S. Sohi and Manoj Franklin. High-Bandwidth Data Memory System for Superscalar Processors. In Proc. 4th Conference on Architectural Support for Programming Languages and Operating Systems pages 52–62, Apr.1991.

    Google Scholar 

  26. Y.H. Song and M. Dubois. Assisted Execution. Technical Report #CENG 98–25, Department of EE-Systems,University of Southern California, Oct. 1998.

    Google Scholar 

  27. J.G. Steffan and T.C. Mowry. The Potential for Using Thread Level DataSpeculation to Facilitate Automatic Parallelization. In Proc. 4th International Symposium on High Performance Computer Architecture Feb.1998.

    Google Scholar 

  28. R.M. Tomasulo. An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal of Research and Development pages 25–33, Jan. 1967.

    Google Scholar 

  29. M. Tremblay. MAJC:An Architecture for the New Millenium. In Proc. Hot Chips 11 pages 275–288, Aug.1999. http://www.sun.com/microelectronics/MAJC/documentation/docs/HC99sm.pdf.

  30. D.M. Tullsen, S.J. Eggers, J.S. Emer, H.M. Levy, J.L. Lo, and R.L. Stamm. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In Proc. 23rd International Symposium on Computer Architecture pages 191–202, May 1996.

    Google Scholar 

  31. W. Yamamoto and M. Nemirovsky. Increasing Superscalar Performance Through Multistreaming. In Proc. 1995 Conference on Parallel Architectures and Compi-lation Techniques Jun.1995.

    Google Scholar 

  32. T-Y. Yeh and Y.N. Patt. Two-level Adaptive Training Branch Prediction. In Proc. 24th International Symposium on Microarchitecture pages 51–61, Nov.1991.

    Google Scholar 

  33. C.B. Zilles and G.S. Sohi. Understanding the Backward Slices of Performance Degrading In tructions. In Proc. 27th International Symposium on Computer Architecture pages 172–181, Jun.2000.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Computer Science Department, University of Wisconsin-Madison, 1210 W.Dayton St.Madison, 53706, WI

    Gurindar S. Sohi

Authors
  1. Gurindar S. Sohi
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. FR Informatik, Universität des Saarlandes, Postfach 15 11 50, 66041, Saarbrücken, Germany

    Reinhard Wilhelm

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Sohi, G.S. (2001). Microprocessors — 10 Years Back, 10 Years Ahead. In: Wilhelm, R. (eds) Informatics. Lecture Notes in Computer Science, vol 2000. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44577-3_14

Download citation

  • DOI: https://doi.org/10.1007/3-540-44577-3_14

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-41635-7

  • Online ISBN: 978-3-540-44577-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation