Abstract
Microprocessor design deals with many types of specifications: from functional models (SystemC or proprietary languages) to hardware description languages such as VHDL or Verilog. Functional descriptions are key to the development of new processors or System On Chips at STMicroelectronics.
In this paper we address the problem of automatic generation of high quality test-suites for microprocessor functional models validation. We present the design and implementation of a software tool based on constraint solving techniques which analyzes the control flow of the initial description in order to generate tests for each path. The test vectors are computed with a dedicated constraint solver designed to handle specific constraints related to typical constructs found in microprocessor descriptions. Results are illustrated with a case study.
Chapter PDF
References
http://www-gap.dcs.st-and.ac.uk/~history/Miscellaneous/StirlingBell/bell.html.
Aharon Aharon, Dave Goodman, Moshe Levinger, Yossi Lichtenstein, Yossi Malka, Charlotte Metzger, Moshe Molcho, and Gil Shurek. Test program generation for functional verification of powerpc processors in IBM. In Design Automation Conference, pages 279–285, 1995.
Françoise Casaubieilh, Anthony McIsaac, Mike Benjamin, Mike Bartley, François Pogodalla, Frédéric Rocheteau, Mohamed Belhadj, Jeremy Eggleton, Gérard Mas, Geoff Barrett, and Christian Berthet. Functional verification methodology of chameleon processor. In Design Automation Conference, DAC’96, pages 421–426, Las Vegas, Nevada, USA, 1996.
P. Codognet and D. Diaz. The gnu prolog system and its implementation. Journal of Functional and Logic Programming, 6, Oct 2001.
Philippe Codognet and Daniel Diaz. Compiling Constraints in clp(FD). Journal of Logic Programming, 27(3), June 1996.
R. Cytron, J. Ferrante, B.K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck. Efficiently computing static single assignment form and the control dependence graph. Transactions on Programming Languages and Systems, 4:451–490, Oct 1991.
Richard A. DeMillo, Richard J. Lipton, and Frederick G. Sayward. Hints on test data selection: Help for the practicing programmer. IEEE Computer, pages 34–41, April 1978.
Fabrizio Ferrandi, Michele Rendine, and Donatella Sciuto. Functional Verification for SystemC Descriptions Using Constraint Solving. In Carlos Delgado Kloos and Jose da Franca, editors, Design Automation and Test in Europe (DATE’02), pages 744–751, Paris, France, 4–8 March 2
Arnaud Gotlieb. Génération automatique de cas de test structurel avec la programmation logique par contraintes. PhD thesis, Université de Nice-Sophia Antipolis, 2000.
Richard C. Ho, C. Han Yang, Mark A. Horowitz, and David L. Dill. Architecture validation for processors. In ISCA, pages 404–413, 1995.
ISO/IEC 9899. Programming languages-C,.first edition, 1990.
Joxan Jaffar and Michael J. Maher. Constraint logic programming: A survey. The Journal of Logic Programming, 19 & 20:503–582, 1994.
D. A. Patterson and J. L. Henessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1990.
Shai Rubin, Moshe Levinger, Randal Pratt, and william Moore. Fast construction of test-program generators for digital signal processors. In ICASPP’99 Conference Proceedings, 1999.
David M. Russino. and Arthur Flatau. Rtl: A verrified floating-point multiplier. In M. Kaufmann, P. Manolios, and J S. Moore, editors, Computer Aided Reasoning: ACL2 Case Studies, pages 199–200. Kluwer Academic Press, 2000.
P. van Hentenryck et al. V. Saraswat. Constraint programming. ACM Computing Surveys, 28, Dec 1996.
R. Vemuri and R. Kalyanaraman. Generation of design verification tests from behavioral vhdl programs using path enumeration and constraint programming. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 3:201–214, 1995.
David L. Weaver and Tom Germond. The SPARC architecture manual (version 9). Prentice-Hall PTR, Upper Saddle River, NJ 07458,USA, 1994.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Baray, F., Codognet, P., Diaz, D., Michel, H. (2003). Code-Based Test Generation for Validation of Functional Processor Descriptions. In: Garavel, H., Hatcliff, J. (eds) Tools and Algorithms for the Construction and Analysis of Systems. TACAS 2003. Lecture Notes in Computer Science, vol 2619. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36577-X_41
Download citation
DOI: https://doi.org/10.1007/3-540-36577-X_41
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-00898-9
Online ISBN: 978-3-540-36577-8
eBook Packages: Springer Book Archive