Skip to main content

Lower bounds for sorting on mesh-connected architectures

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 227))

Abstract

Lower bounds for sorting on mesh-connected arrays of processors are presented. For sorting N = n1n2...nr elements on an n1 × n2 × ... × nr array 2(n1 + ... + nr−1) + nr data interchange steps are needed asymptotically. For two dimensions these bounds are asymptotically best possible provided that n1 and n2 are powers of 2. In this case the generalized s2-way merge sort of Thompson and Kung turns out to be asymptotically optimal. The minimal asymptotic bound of 2√2N interchange steps can be obtained only by sorting algorithms suitable for √N/2 × √2N meshes. For r ≥ 3 dimensions an analysis of aspect-ratios also indicates that there might be mesh-connected architectures which are better suited for sorting than simple r-dimensional cubes.

This work was done at the Institut für Informatik und Praktische Mathematik, University of Kiel, West Germany.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Foster, M.J., Kung, H.T.: The Design of Special-Purpose VLSI-Chips. IEEE Computer (1980), 26–40.

    Google Scholar 

  2. Kunde, M.: A General Approach to Sorting on 3-Dimensionally Mesh-Connected Arrays. Submitted to CONPAR 86.

    Google Scholar 

  3. Kung, H.T., Leiserson, C.E.: Systolic Arrays for VLSI. Symposium on Sparse Matrix Computation 1978, Proceedings, eds.: I.S. Duff, C.G. Stewart, (1978).

    Google Scholar 

  4. Kumar, M., Hirschberg, D.S.: An Efficient Implementation of Batcher's Odd-Even Merge Algorithm and its Application in Parallel Sorting Schemes. IEEE Trans. Comptrs., Vol. C-32 (1983), pp 254–264.

    Google Scholar 

  5. Lang, H.W., Schimmler, M., Schmeck, H., Schröder, H.: A Fast Sorting Algorithm for VLSI. In: Goos, G., Hartmanis, J. (eds): "Automata, Languages and Programming", LNCS 154, Springer-Verlag (1983), 408–419.

    Google Scholar 

  6. Nassimi, D., Sahni, S.: Bitonic Sort on a Mesh-Connected Parallel Computer. IEEE Trans. Comptrs., Vol.C-28 (1979), pp 2–7.

    Google Scholar 

  7. Schimmler, M.: Fast Sorting on a Three Dimensional Cube Grid. Technical Report, University of Kiel, Germany, 1986.

    Google Scholar 

  8. Sado, K., Igarashi, Y.: A Fast Parallel Pseudo-Merge Sort Algorithm. Technical Report, Gunma University, Japan, 1985.

    Google Scholar 

  9. Schmeck, H., Schröder, H., Starke, C.: Systolic s2-Way Merge Sort is Nearly Optimal. Technical Report, University of Kiel, Germany, 1986.

    Google Scholar 

  10. Thompson, C.D., Kung, H.T.: Sorting on a Mesh-Connected Parallel Computer. CACM, Vol. 20 (1977), pp 263–271.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Filia Makedon Kurt Mehlhorn T. Papatheodorou P. Spirakis

Rights and permissions

Reprints and permissions

Copyright information

© 1986 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kunde, M. (1986). Lower bounds for sorting on mesh-connected architectures. In: Makedon, F., Mehlhorn, K., Papatheodorou, T., Spirakis, P. (eds) VLSI Algorithms and Architectures. AWOC 1986. Lecture Notes in Computer Science, vol 227. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-16766-8_8

Download citation

  • DOI: https://doi.org/10.1007/3-540-16766-8_8

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-16766-2

  • Online ISBN: 978-3-540-38746-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics