Skip to main content

Multimedia System-on-a-Chip

  • Reference work entry
Book cover Encyclopedia of Multimedia

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Notes

  1. 1.

    1

    Other names and brands may be claimed as the property of others

References

  1. A. Peleg and U. Weiser, “MMX Technology Extension to Intel Architecture,” IEEE Micro, Vol. 16, No. 4, pp. 42–50, August 1996.

    Google Scholar 

  2. K. Diendroff, “Pentium III=Pentium II+SSE,” Micro Processors Report, Vol. 13, No. 3, pp. 6–11, March, 1999.

    Google Scholar 

  3. R. Lee, “Subword Parallelism in MAX-2,” IEEE Micro, Vol. 16, No. 4, pp. 51–59, August 1996.

    Google Scholar 

  4. M. Tremblay, et al. “VIS Speeds Media Processing,” IEEE Micro, Vol. No. 4, pp. 10–20, August 1996.

    Google Scholar 

  5. U. Weiser, et al., “The Complete Guide to MMX™ Technology,” McGraw-Hill, 1997, ISBN 0-07-006192-0.

    Google Scholar 

  6. N.C. Paver, B.A. Aldrich, and M.H. Khan, “Programming with Intel® Wireless MMX™ Technology: A Developer’s Guide to Mobile Multimedia Applications,” Hillsboro, OR, Intel Press, 2004.

    Google Scholar 

  7. M.H. Khan, N.C. Paver, B.A. Aldrich, and A. Hux, “Optimization Techniques for Mobile Graphics and Gaming Applications using Intel® Wireless MMX™ Technology,” GSP 2004.

    Google Scholar 

  8. N.C. Paver et. al. “Accelerating Mobile Video with Intel® Wireless MMXTM Technology,” Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS), Aug 27–29, 2003.

    Google Scholar 

  9. N.C. Paver et. al., “Intel® Wireless MMX(TM) Technology: A 64-Bit SIMD Architecture for Mobile Multimedia,” Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2003.

    Google Scholar 

  10. B.A. Aldrich, N.C. Paver, M.H. Khan, and C.D. Emmons, “A Spatial Clustering Approach for Reduced Memory Traffic in Motion Estimation using Intel Wireless MMX™ Technology”, Proceedings of the 8th World Multiconference on Systems, Cybernetics and Informatics (SCI 2004), July 2004.

    Google Scholar 

  11. Intel XScale(R) Core Developer’s Manual, http://www.intel.com/ design/intelxscale/273473.htm

    Google Scholar 

  12. P. Kuhn, “Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation,” Kluwer Academic Press.

    Google Scholar 

  13. D. Seal, “Advanced RISC Machines Architecture Reference Manual,” Prentice Hall, 1996.

    Google Scholar 

  14. S.B. Furber, “ARM System-on-Chip Architecture,” Addison Wesley, 2000.

    Google Scholar 

  15. http://www.arm.com/aboutarm/55CE4Z/$File/ARM_Architecture.pdf.

    Google Scholar 

  16. http://developer.intel.com/design/pca/prodbref/253820.htm.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer Science+Business Media, Inc.

About this entry

Cite this entry

Paver, N.C., Khan, M.H. (2006). Multimedia System-on-a-Chip. In: Furht, B. (eds) Encyclopedia of Multimedia. Springer, Boston, MA. https://doi.org/10.1007/0-387-30038-4_169

Download citation

Publish with us

Policies and ethics