Basic Verilog

Summary

The chapter discussed a few basic questions on the usage of Verilog constructs during assignments and usage in task, function, port, and parameter. The chapter discusses the different approach of parameter and port specifications. A few SystemVerilog enhancements to the task and function have also been discussed. The next chapter discusses how the Verilog constructs are useful under the synthesis context.