Conclusions
In this chapter, the author has described analog front-end design considerations for DSL. In order to have the optimum system, analog engineers need to understand the whole system and assess different options at the system level. For an actual mixed-signal chip design, analog engineers also face many options. Trade-offs between external and internal components, analog and digital, and trade-offs among different circuits and circuit techniques have to be made in order to have a competitive mixed-signal chip for a specific communication system.
There are always different approaches to solving the same problem. The discussions the author has presented and the statements that the author has made may be different from others. However, most of the results have been used in designing several AFE chips for DSL that succeeded in tough competitions and most of them are currently in high-volume mass production. This indicates that the author’s approach is at least one viable approach.
GlobeSpan, Inc.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
W. Y. Chen, DSL: Simulation Techniques and Standards Development for Digital Subscriber Line Systems. Macmillan Technical Publishing, 1998.
T. Starr, J. Cioffi and P. Silverman, Understanding Digital Subscriber Line Technology. Prentice Hall, 1999.
N. Tan, et al., “Multi-mode analog front end”, Pending US patent, No. 09/384,672, 27 August 1999.
N. Tan, et al., “High performance analog front end architecture for ADSL“, Pending US patent 09/595,259, 15 June 2000.
J. P. Cornil, et al., “A 0.5 um CMOS ADSL analog front-end IC”, ISSCC, pp. 238–239, 1999.
C. Conroy, et al., “A CMOS analog front-end IC for DMT ADSL”, ISSCC, pp.240–241, 1999.
R. Hester, et al., “Codec for echo-canceling, full-rate ADSL modems”, ISSCC, pp. 242–243, 1999.
P. P. Siniscalchi, et al., “A CMOS ADSL codec for central office applications”, CICC, pp. 303–306, 2000.
J. Kenney, et al., “A 4 channel analog front end for central office ADSL modems”, CICC, pp. 307–310, 2000.
Press release, “Globe Span Delivers Industry’s Highest Density, Lowest Power ADSL System Solutions”, 8 November 1999.
M. Gustavsson, J. J. Wikner and N. Tan, CMOS Data Converters for Communications, Kluwer Academic Publisher, 2000.
F. Larsen, A. Muralt and N. Tan, “AFEs for xDSL”, Electronics Times 1999 Analog & Mixed-Signal Application Conference, 5–7, October, Santa Clara, CA.
T1.413, Issue 2, 6 September 1997.
N. Tan and P. Keller, “Decimation filter for oversampling analog-to-digital converters”, Pending US patent, No. 09/175,886, 20 October 1998.
S. Chu and C. S. Burrus, “Multirate filter design using comb filters”, IEEE Transactions on Circuits and Systems, vol. CAS-31, pp. 913–924, November 1984.
E. Dijkastra, et al., “On the use of module arithmetic comb filters in sigma delta modulators”, IEEE Proceedings of the ISCAS’88, pp. 2001–2004, April 1988.
T. Saramaki and H. Tenhunen, “Efficient VLSI-realizable decimators for sigma-delta analog-to-digital converters“, IEEE Proceedings of the ISCAS”88, pp. 1525–1528, April 1988.
R. E. Crochiere and L. R. Rabiner, Multirate Digital Signal Processing. Prentice-Hall, Inc., 1983.
N. Tan, S. Eriksson and L. Wanhammar, “A novel bit-serial design of comb filters for oversampling A/D converters”, IEEE Proceedings of the ISCAS’94, pp. 259–262, May 1994.
S. Norsworthy, R. Scheirer and G. Temes, Delta-Sigma Data Converters, Theory, Design, and Simulation. IEEE Press, 1997.
M. Gustavsson and N. Tan, “High-performance switched-capacitor filter for oversampling sigma-delta D/A converter”, Pending US patent, No. 09/517,970, 3 March 2000.
M. Gustavsson and N. Tan, “High-performance decimating SC FIR filter”, Pending US patent, No. 60/206,067, 22 May 2000.
M. Gustavsson and N. Tan, Dithering for oversampling DACs, private communications.
F. Larsen and N. Tan, “Reference voltage stabilization system and method for fixing reference voltages, independent of sampling rate”, Pending US patent, No. 09/361,801, 27 July 1999.
N. Tan, Switched-Current Design and Implementation of Oversampling A/D Converters. Kluwer Academic Publishers, 1997.
R. Unbehauen and A. Cichocki, MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems. Berlin, Heidelberg: Springer-Verlag, 1989.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Kluwer Academic Publishers
About this chapter
Cite this chapter
Tan, N.N. (2002). Analog Front-End Design Considerations for DSL. In: Toumazou, C., Moschytz, G., Gilbert, B., Kathiresan, G. (eds) Trade-Offs in Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/0-306-47673-8_25
Download citation
DOI: https://doi.org/10.1007/0-306-47673-8_25
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7037-2
Online ISBN: 978-0-306-47673-0
eBook Packages: Springer Book Archive