Abstract
SystemC is committed to support the requirements for an integrated, HW/SW co-design flow, thus allowing the development of complex, multiprocessing, Systems-on Chip (MpSoC). To make this possible, efficient modeling and simulation methodologies for Real-Time, Embedded (RT/E) SW in SystemC have to be developed, so that the designer can verify and refine the application SW together with the rest of the elements of the platform. Accurate modeling of the application SW requires an accurate model of the RTOS. Nevertheless, low-level, dynamic timing characteristics of the RTOS such as time-slicing, priority-based preemptive scheduling, interrupts and exceptions do not have a direct implementation in SystemC.
In this paper, techniques are proposed to accurately model the detailed RTOS functionality on top of the SystemC execution kernel. The model allows timed-simulation and refinement of the RT/E SW code in SystemC. The simulation technology has been applied to the development of a high-level, POSIX simulation library in SystemC. The library allows the designer a fast, sufficiently accurate, timed simulation of the application SW running on top of POSIX. As most current RTOSs support this standard, the library is portable to different development frameworks. The library provides the required infrastructure for a complete, multiprocessing, HW/SW co-simulation environment at different abstraction levels using SystemC.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
AXLOG, information available in http://www.axlog.fr.
Benini, L., D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Ponzino. SystemC cosimulation and Emulation of multiprocessor SoC design. In IEEE Computer, April 2003.
Bergeron, J. Writing Testbenches: Functional Verification of HDL Models. Springer, 2003.
Bolado, M., H. Posadas, J. Castillo, P. Huerta, C. Sánchez, P. Sánchez, H. Fouren, and F. Blasco. Platform Based on Open-Source Cores for Industrial Applications. In Proceedings of the Design, Automation and Test Conference, IEEE, 2004.
ENEA OSE Soft Kernel Environment, available in http://www.ose.com/products.
EN 301.245, ETSI, December, 1997.
Gerstlauer, A., H. Yu, and D. Gajski. RTOS Modeling for System-Level Design. In A.A. Jerraya, S. Yoo, D. Verkest, and N. When (eds.), Embedded Software for SoC. Springer, 2003.
Ghenassia, F. (ed.) Transaction-Level Modeling with SystemC. Springer, 2005.
Hassan, M.A., K. Sakanushi, Y. Takeuchi, and M. Imai. RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC. In Proceedings of the Design, Automation and Test Conference, IEEE, 2005.
He, Z., A. Mok, and C. Peng. Timed RTOS Modeling for Embedded System Design. In Proceedings of the Real Time and Embedded Technology and Applications Symposium, IEEE, 2005.
Herrera, F., V. Fernández, P. Sánchez, and E. Villar. Embedded Software Generation from SystemC for Platform-Based Design. In W. Müller, W. Rosenstiel, and W. Ruf (eds.), SystemC: Methodologies and Applications. Springer, 2003.
Honda, S., T. Wakabayashi, H. Tomiyama, and H. Takada. RTOS-centric HW/SW Cosimulator for Embedded System Design. In Proceedings of CoDes-ISSS’04, ACM, 2004.
IEEE, IEEE ratifies SystemC 2.1 Standard for System-Level chip design, http://standards.ieee.org/announcements/pr_p1666.html.
IEEE, Information technology-Portable Operating System Interface, IEEE Std 1003.1, 2004.
ITRS, International Technology Roadmap for Semiconductors: 2005 Edition, http://www.itrs.net/Common/2005ITRS/Home2005.htm.
Jerraya, A.A., S. Yoo, D. Verkest, and N. When (eds.). Embedded Software for SoC. Springer, 2003.
A.A. Jerraya and W. Wolf (eds.). Multiprocessor Systems-on Chip. Morgan Kaufmann, 2005.
Liem, C., F. Nacabal, C. Valderrama, P. Paulin, and A. Jerraya. System-on-a-Chip Cosimulation and Compilation. Design & Test of Computers, April-June, IEEE, 1997.
Madsen, J., K. Virk, and M. Gonzales. Abstract RTOS Modeling for Multiprocessor System on Chip. In Proceedings of the International Symposium on System-on Chip, IEEE, 2003.
Müller, W., W. Rosenstiel, and J. Ruf (eds.). SystemC: Methodologies and Applications. Springer, 2003.
Posadas, H., F. Herrera, V. Fernández, P. Sánchez, E. Villar, and F. Blasco. Single Source Design Environment for Embedded Systems Based on SystemC. Design Automation for Embedded Systems, N.9, Springer, 2004.
Posadas, H., F. Herrera, P. Sánchez, E. Villar, and F. Blasco. System-level Performance Analysis in SystemC. In Proceedings of the Design, Automation and Test Conference, IEEE, 2004.
Posadas, H., E. Villar, and F. Blasco. Real-Time Operating System Modeling in SystemC for HW/SW co-simulation. In Proceedings of DCIS, IST, Lisbon, 2005.
Posadas, H., J. ádamez, P. Sánchez, E. Villar, and F. Blasco. POSIX modeling in SystemC. In Proceedings of the Asian, South-Pacific Design, Automation Conference, IEEE, 2006.
Open POSIX test suite. www.sourceforge.net/.
Tomiyama, H., Y. Cao, and K. Murakami. Modeling Fixed-Priority Preemptive Multi-Task Systems in SpecC. In Proceedings of the 10th Workshop on System And System Integration of Mixed Technologies (SASIMI’01), IEEE, 2001.
Yi, Y., D. Kim, and S. Ha. Fast and Time-Accurate Cosimulation with OS Scheduler Modeling. Design Automation of Embedded Systems, N.8. Springer, 2003.
Yoo, S., G. Nicolescu, LG. Gauthier, and A.A. Jerraya. Automatic Generation of fast Timed Simulation Models for Operating Systems in SoC Design. In Proceedings of the Design, Automation and Test Conference, IEEE, 2002.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Posadas, H., Adamez, J.A., Villar, E. et al. RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model. Des Autom Embed Syst 10, 209–227 (2005). https://doi.org/10.1007/s10617-006-9725-1
Issue Date:
DOI: https://doi.org/10.1007/s10617-006-9725-1