Skip to main content
SpringerLink
Log in

MPARM: Exploring the Multi-Processor SoC Design Space with SystemC

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

Technology is making the integration of a large number of processors on the same silicon die technically feasible. These multi-processor systems-on-chip (MP-SoC) can provide a high degree of flexibility and represent the most efficient architectural solution for supporting multimedia applications, characterized by the request for highly parallel computation. As a consequence, tools for the simulation of these systems are needed for the design stage, with the distinctive requirement of simulation speed, accuracy and capability to support design space exploration. We developed a complete simulation platform for a MP-SoC called MP-ARM, based on SystemC as modelling and simulation environment, and including models for processors, the AMBA bus compliant communication architecture, memory models and support for parallel programming. A fully operating linux version for embedded systems has been ported on this platform, and a cross-toolchain has been developed as well. Our MP simulation environment turns out to be a powerful tool for the MP-SOC design stage. As an example thereof, we use our tool to evaluate the impact on system performance of architectural parameters and of bus arbitration policies, showing that the effectiveness of a particular system configuration strongly depends on the application domain and the generated traffic profile.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Philips, “Nexperia Media Processor,” http://www.semiconduc-tors.philips.com/platforms/nexperia/media_processing/

  2. Mapletree Networks, “Access Processor,” http://www.maple-tree.com/products/vop_tech.cfm

  3. Intel, “IXS1000 media signal processor,” http://www.intel.com/design/network/products/wan/vop/ixs1000.htm

  4. P.S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, “Simics: A Full System Simulation Platform,” IEEE Trans. on Computer, vol. 35, Issue 2, Feb. 2002.

  5. M. Rosenblum, S.A. Herrod, E. Witchel, and A. Gupta, “Complete Computer System Simulation: The SimOS Approach,” IEEE Parallel & Distributed Technology: Systems & Applications, vol. 3, Issue 4, Winter 1995.

  6. C.J. Hughes, V.S. Pai, P. Ranganathan, and S.V. Adve, “Rsim: Simulating Shared-Memory Multiprocessors with ILP Processors,” IEEE Trans. on Computer, vol. 35, Issue 2, Feb. 2002.

  7. Mentor Graphics “Seamless Hardware/Software Co-Verifica- tion,” http://www.mentor.com/seamless/products.html

  8. CoWare, Inc., “N2C,” http://www.coware.com/cowareN2C.html

  9. K. Van Rompaey, D. Verkest, I. Bolsens, and H. De Man, “CoWare-a Design Environment for Heterogeneous Hardware/Software Systems,” in Design Automation Conference, 1996, with EURO-VHDL’96 and Exhibition, Proceedings EURO-DAC’96, European, Sep. 1996, pp. 16–20.

  10. Shubhendu S. Mukherjee, Steven K. Reinhardt, Babak Falsafi, Mike Litzkow, Steve Huss-Lederman, Mark D. Hill, James R. Larus, and David A. Wood, “Wisconsin Wind Tunnel II: A Fast and Portable Parallel Architecture,” in Workshop on Performance Analysis and Its Impact on Design (PAID), June 1997.

  11. Babak Falsafi and David A. Wood, “Modeling Cost/Performance of a Parallel Computer Simulator,” ACM Transactions on Modeling and Computer Simulation (TOMACS), Jan. 1997.

  12. K. Lahiri, A. Raghunathan, G. Lakshminarayana, and S. Dey, “Communication Architecture Tuners: A Methodology for the Design of High-Performance Communication Architectures for System-on-Chips,” in Design Automation Conference, 2000. Proceedings 2000. 37th, 2000, pp. 513–518.

  13. K. Lahiri, A. Raghunathan, and G. Lakshminarayana, “LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs,” in Design Automation Conference, 2001. Proceedings, 2001.

  14. K. Anjo, A. Okamura, T. Kajiwara, N. Mizushima, M. Omori, and Y. Kuroda, “NECoBus: A High-End SOC Bus with a Portable & Low-Latency Wrapper-Based Interface Mechanism,” in Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002, 2002, pp. 315–318.

  15. Ryu Kyeong Keol, Shin Eung, and V.J. Mooney, “A Comparison of Five Different Multiprocessor SoC Bus Architectures,” in Digital Systems, Design, 2001. Proceedings. Euromicro Symposium on, 2001, pp. 202–209.

  16. Synopsys, Inc., “SystemC, Version 2.0,” http://www.systemc.org.

  17. G. De Micheli, “Hardware Synthesis from C/C++ Models,” DATE’ 99: Design Automation and Test in Europe, Mar. 1999, pp. 382–383.

  18. M. Dales, SWARM—Software arm http://www.dcs.gla.ac.uk/~michael/phd/swarm.html

  19. ARM “AMBA Bus,” http://www.arm.com/armtech.nsf/html/AMBA?OpenDocument&style=AMBA

  20. J. Cong, “An Interconnect-Centric Design Flow for Nanometer Technologies,” Int. Symp. VLSI Technology, Systems, and Applications, June 1999, pp. 54–57.

  21. uClinux – http://www.uclinux.org.

Download references

Author information

Authors and Affiliations

  1. DEIS—University of Bologna, Via Risorgimento 2, Bologna, Italy

    Luca Benini & Davide Bertozzi

  2. ISTI—University of Urbino, Piazza della Repubblica, 13 Urbino, Italy

    Alessandro Bogliolo

  3. DIE—La Sapienza University of Rome, Via Eudossiana 18, 00184, Roma, Italy

    Francesco Menichelli & Mauro Olivieri

Authors
  1. Luca Benini
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Davide Bertozzi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Alessandro Bogliolo
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Francesco Menichelli
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Mauro Olivieri
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Luca Benini.

Additional information

Luca Benini received the B.S. degree (summa cum laude) in electrical engineering from the University of Bologna, Italy, in 1991, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University in 1994 and 1997, respectively. He is an associate professor in the department of electronics and computer science in the University of Bologna. He also holds visiting researcher positions at Stanford University and the Hewlett-Packard Laboratories, Palo Alto, CA.

Dr. Benini’s research interests are in all aspects of computer-aided design of digital circuits, with special emphasis on low-power applications, and in the design of portable systems. He is co-author of the book: Dynamic Power management, Design Techniques and CAD tools, Kluwer 1998.

Dr. Benini is a member of the technical program committee for several technical conferences, including the Design Automation Conference, the International Symposium on Low Power Design and the International symposium on Hardware-Software Codesign.

Davide Bertozzi received the B.S. degree in electrical engineering from the University of Bologna, Bologna, Italy, in 1999.

He is currently pursuing the Ph.D. degree at the same University and is expected to graduate in 2003. His research interests concern the development of SoC co-simulation platforms, exploration of SoC communication architectures and low power system design.

Alessandro Bogliolo received the Laurea degree in electrical engineering and the Ph.D. degree in electrical engineering and computer science from the University of Bologna, Bologna, Italy, in 1992 and 1998.

In 1995 and 1996 he was a Visiting Scholar at the Computer Systems Laboratory (CSL), Stanford University, Stanford, CA.

From 1999 to 2002 he was an Assistant Professor at the Department of Engineering (DI) of the University of Ferrara, Ferrara, Italy. Since 2002 he’s been with the Information Science and Technology Institute (STI) of the University of Urbino, Urbino, Italy, as Associate Professor. His research interests are mainly in the area of digital integrated circuits and systems, with emphasis on low power and signal integrity.

Francesco Menichelli was born in Rome in 1976. He received the Electronic Engineering degree in 2001 at the University of Rome “La Sapienza”. From 2002 he is a Ph.D. student in Electronic Engineering at “La Sapienza” University of Rome.

His scientific interests focus on low power digital design, and in particular in level tecniques for low power consumption, power modeling and simulation of digital systems.

Mauro Olivieri received a Master degree in electronic engineering “cum laude” in 1991 and a Ph.D. degree in electronic and computer engineering in 1994 from the University of Genoa, Italy, where he also worked as an assistant professor. In 1998 he joined the University of Rome “La Sapienza”, where he is currently associate professor in electronics. His research interests are digital system-on-chips and microprocessor core design. Prof. Olivieri supervises several research projects supported by private and public fundings in the field of VLSI system design.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Benini, L., Bertozzi, D., Bogliolo, A. et al. MPARM: Exploring the Multi-Processor SoC Design Space with SystemC. J VLSI Sign Process Syst Sign Image Video Technol 41, 169–182 (2005). https://doi.org/10.1007/s11265-005-6648-1

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-005-6648-1

Keywords

Search

Navigation