Skip to main content
Log in

Detecting Multiple Faults in One-Dimensional Arrays of Reversible QCA Gates

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Reversible logic design is a well-known paradigm in digital computation. In this paper, quantum-dot cellular automata (QCA) is investigated for testable implementations of reversible logic in array systems. Testability of 1D arrays consisting of reversible QCA gates is investigated for multiple faulty modules. It has been shown that fault masking is possible in the presence of multiple faults without additional lines for controllability and observability. A technique for achieving C-testability of a 1D array is introduced by adding lines for observability. By adding lines for controllability, as well as observability, the array may be fully tested with a smaller number of test patterns. Different cases of arrays made of QCA reversible gates are presented to illustrate the applicability of the proposed testing method.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

References

  1. Agrawal VD (1981) An information theoretic approach to digital fault testing. IEEE Trans Comput 30:582–587

    Article  Google Scholar 

  2. Bennett CH (1973) Logic reversibilty of computation. IBM J Res Develop 17:525–532

    MATH  MathSciNet  Google Scholar 

  3. Chakraborty A (2005) Synthesis of reversible circuits for testing with universal test set and C-testability of reversible iterative logic arrays. In: Proc. 18th intl. conf. VLSI design

  4. Compano R, Molenkamp L, Paul DJ (1999) Technology roadmap for nanoelectroincs. European Commission IST programme, Future and Emerging Technologies

  5. Friedman, AD (1973) Easily testable iterative systems. IEEE Trans Computers C-22:1061–1064

    Article  Google Scholar 

  6. Hennessy K, Lent CS (2001) Clocking of molecular quantum-dot cellular automata. J Vac Sci Technol 19(5):1752–1755

    Article  Google Scholar 

  7. Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Develop 5:183–191

    Article  MathSciNet  MATH  Google Scholar 

  8. Lent CS, Liu M, Lu Y (2006) Bennett clocking of quantum-dot cellular automata and the limits to binary logic scaling. Nanotechnology 17:4240–4251

    Article  Google Scholar 

  9. Lent CS, Tougaw PD, Porod W (1994) Quantum cellular automata: the physics of computing with arrays of quantum dot molecules. In: Proc. workshop on physics and computing, pp 5–13

  10. Ma X, Huang J, Metra C, Lombardi F (2006) Testing reversible 1D arrays of molecular QCA. In: Proc. IEEE intl. symposium on defect and fault tolerance in VLSI systems (DFT), pp 71–79, Oct

  11. Patel KN, Hayes JP, Markov IL (2004) Fault testing for reversible circuits. IEEE Trans CAD 23(8):1220–1230

    Google Scholar 

  12. Tahoori MB, Momenzadeh M, Huang J, Lombardi F (2004) Testing of quantum cellular automata. IEEE Trans Nanotechnology 3(4):432–442

    Article  Google Scholar 

  13. Toffoli T (1980) Reversible computing. MIT Laboratory for Computer Science, Technical Report MIT/LCS/TM-151, Feb

  14. Walus K, Dysart T, Jullien GA, Budiman RA (2003) QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. In: 2nd intl. workshop on quantum dots for quantum computing and classical size effect circuits. Notre Dame, IN, August

  15. Wu C-W, Cappello PR (1990) Easily testable iterative logic arrays. IEEE Trans Comput 39:640–652

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Xiaojun Ma.

Additional information

Responsible Editors: C. Bolchini and Y.-B. Kim

This manuscript is an extended version of a paper presented at the 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Ma, X., Huang, J., Metra, C. et al. Detecting Multiple Faults in One-Dimensional Arrays of Reversible QCA Gates. J Electron Test 25, 39–54 (2009). https://doi.org/10.1007/s10836-008-5078-y

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-008-5078-y

Keywords

Navigation