Large-scale flip-chip power grid reduction with geometric templates | IEEE Conference Publication | IEEE Xplore