[1]
NVM Express 1. 0c , NVMHCI Workgroup, February 16, (2012).
Google Scholar
[2]
NVM Express Whitepaper, NVMHCI Workgroup, April, (2013).
Google Scholar
[3]
PCI Express Base specification,. PCI_SIG. Retrieved, October 18, (2010).
Google Scholar
[4]
PCI Express – An Overview of the PCI Express Standard,. Developer Zone. National Instruments. August 13, (2009).
Google Scholar
[5]
Ranganathan, Parthasarathy, and Jichuan Chang. (Re) Designing Data-Centric Data Centers., Micro, IEEE 32. 1: 66-70, (2012).
DOI: 10.1109/mm.2012.3
Google Scholar
[6]
Eshghi, K., and R. Micheloni. SSD Architecture and PCI Express Interface., Inside Solid State Drives (SSDs). Springer Netherlands, 19-45, (2013).
DOI: 10.1007/978-94-007-5146-0_2
Google Scholar
[7]
J. Kim, J.M. Kim, S. Noh, S.L. Min, Y. Cho, A space-efficient flash translation layer for compact flash systems. IEEE Trans. Consum. Electron. 48(2): 366-375, May (2002).
DOI: 10.1109/tce.2002.1010143
Google Scholar
[8]
S. -W. Lee, D. -J. Park, T. -S. Chung, D. -H. Lee, S. -W. Park, H. -J. Songe, FAST: A log-buffer based FTL scheme with fully associative sector translation, in 2005 US-Korea Conference on Science, Technology, & Entrepreneurship, Seoul, Aug (2005).
DOI: 10.3745/kipsta.2005.12a.3.205
Google Scholar
[9]
Xie Qiyou, Liu Qiang, Nie Hongshan, Sun Zhaolin, A Novel NAND Flash FTL for Mass Data Storage Devices Based on Hybrid Address Translation, ISDEA 2013, p.50, 157, Jan. (2013).
DOI: 10.1109/isdea.2012.42
Google Scholar