Figure 1.
ESO conceptual operation.
Figure 1.
ESO conceptual operation.
Figure 2.
ESO structure block scheme.
Figure 2.
ESO structure block scheme.
Figure 3.
Control loop structure with ADRC for a first-order process.
Figure 3.
Control loop structure with ADRC for a first-order process.
Figure 4.
Input-output control loop block scheme in frequency domain.
Figure 4.
Input-output control loop block scheme in frequency domain.
Figure 5.
Bode magnitude plot of GC(s) with tuning equivalent to a PI regulator.
Figure 5.
Bode magnitude plot of GC(s) with tuning equivalent to a PI regulator.
Figure 6.
DAB model topology.
Figure 6.
DAB model topology.
Figure 7.
Output voltage (Vout) trend (red) and reference line for the 98% of the rated voltage (grey dashed) with DAB converter in open-loop mode.
Figure 7.
Output voltage (Vout) trend (red) and reference line for the 98% of the rated voltage (grey dashed) with DAB converter in open-loop mode.
Figure 8.
Electric network topology.
Figure 8.
Electric network topology.
Figure 9.
Constant Power Load (CPL) model.
Figure 9.
Constant Power Load (CPL) model.
Figure 10.
DAB output power. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 10.
DAB output power. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 11.
DAB input voltage (Vin). The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 11.
DAB input voltage (Vin). The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 12.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d). The two tracks are horizontally displaced by 1 ms for graphical reasons.
Figure 12.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d). The two tracks are horizontally displaced by 1 ms for graphical reasons.
Figure 13.
Asymptotic Bode plots of the open loop transfer function requirements for the new ADRC setting (blue). Reference PI (red) and reduced-gain one (green).
Figure 13.
Asymptotic Bode plots of the open loop transfer function requirements for the new ADRC setting (blue). Reference PI (red) and reduced-gain one (green).
Figure 14.
DAB output power. The two tracks are horizontally displaced by 2 ms for previous comparison consistency.
Figure 14.
DAB output power. The two tracks are horizontally displaced by 2 ms for previous comparison consistency.
Figure 15.
DAB input voltage (Vin). The two tracks are horizontally displaced by 2 ms for previous comparison consistency.
Figure 15.
DAB input voltage (Vin). The two tracks are horizontally displaced by 2 ms for previous comparison consistency.
Figure 16.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d). The two tracks are horizontally displaced by 1 ms for previous comparison consistency.
Figure 16.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d). The two tracks are horizontally displaced by 1 ms for previous comparison consistency.
Figure 17.
Discrete integration of a generic continuous function f sampled with period Ts using the trapezoid method.
Figure 17.
Discrete integration of a generic continuous function f sampled with period Ts using the trapezoid method.
Figure 18.
DAB output power with PI regulator. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 18.
DAB output power with PI regulator. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 19.
DAB output power with ADRC regulator. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 19.
DAB output power with ADRC regulator. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 20.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with PI regulator. The two tracks are horizontally displaced by 1 ms for graphical reasons.
Figure 20.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with PI regulator. The two tracks are horizontally displaced by 1 ms for graphical reasons.
Figure 21.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with ADRC regulator. The two tracks are horizontally displaced by 1 ms for graphical reasons.
Figure 21.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with ADRC regulator. The two tracks are horizontally displaced by 1 ms for graphical reasons.
Figure 22.
DAB input voltage (Vin) with PI regulator. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 22.
DAB input voltage (Vin) with PI regulator. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 23.
DAB input voltage (Vin) with ADRC regulator. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 23.
DAB input voltage (Vin) with ADRC regulator. The two tracks are horizontally displaced by 2 ms for graphical reasons.
Figure 24.
Three-terminal MVDC network model topology.
Figure 24.
Three-terminal MVDC network model topology.
Figure 25.
Example of piloted current generator control loop for Node 1.
Figure 25.
Example of piloted current generator control loop for Node 1.
Figure 26.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with PI regulator. Tracks are horizontally displaced by a total of 2 ms for graphical reasons.
Figure 26.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with PI regulator. Tracks are horizontally displaced by a total of 2 ms for graphical reasons.
Figure 27.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with ADRC regulator. Tracks are horizontally displaced by a total of 2 ms for graphical reasons.
Figure 27.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with ADRC regulator. Tracks are horizontally displaced by a total of 2 ms for graphical reasons.
Figure 28.
DAB input voltage (Vin) at loading (a) and unloading (b) with PI regulator. Tracks are horizontally displaced by a total of 2 ms for graphical reasons.
Figure 28.
DAB input voltage (Vin) at loading (a) and unloading (b) with PI regulator. Tracks are horizontally displaced by a total of 2 ms for graphical reasons.
Figure 29.
DAB input voltage (Vin) at loading (a) and unloading (b) with ADRC regulator. Tracks are horizontally displaced by a total of 2 ms for graphical reasons.
Figure 29.
DAB input voltage (Vin) at loading (a) and unloading (b) with ADRC regulator. Tracks are horizontally displaced by a total of 2 ms for graphical reasons.
Figure 30.
Time diagram of the control cycle execution.
Figure 30.
Time diagram of the control cycle execution.
Figure 31.
CHIL simulation structure, composed by systems having different discretization periods: OPAL-RT CPU module (green), OPAL-RT FPGA module (blue) and ST-Nucleo microcontroller (orange). Code execution is scheduled by an ISR system (red), PWM signals generation (brown) is managed by microcontroller hardware resources.
Figure 31.
CHIL simulation structure, composed by systems having different discretization periods: OPAL-RT CPU module (green), OPAL-RT FPGA module (blue) and ST-Nucleo microcontroller (orange). Code execution is scheduled by an ISR system (red), PWM signals generation (brown) is managed by microcontroller hardware resources.
Figure 32.
DAB input voltage (Vin) at loading (a) and unloading (b) with PI regulator. For graphical reasons, Simulink and OPAL-RT tracks are horizontally displaced respectively by ±1 ms in relation to ATPDraw.
Figure 32.
DAB input voltage (Vin) at loading (a) and unloading (b) with PI regulator. For graphical reasons, Simulink and OPAL-RT tracks are horizontally displaced respectively by ±1 ms in relation to ATPDraw.
Figure 33.
DAB input voltage (Vin) at loading (a) and unloading (b) with ADRC regulator. For graphical reasons, Simulink and OPAL-RT tracks are horizontally displaced respectively by ±1 ms in relation to ATPDraw.
Figure 33.
DAB input voltage (Vin) at loading (a) and unloading (b) with ADRC regulator. For graphical reasons, Simulink and OPAL-RT tracks are horizontally displaced respectively by ±1 ms in relation to ATPDraw.
Figure 34.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with PI regulator. For graphical reasons, Simulink and OPAL-RT tracks are horizontally displaced respectively by ±1 ms in relation to ATPDraw.
Figure 34.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with PI regulator. For graphical reasons, Simulink and OPAL-RT tracks are horizontally displaced respectively by ±1 ms in relation to ATPDraw.
Figure 35.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with ADRC regulator. For graphical reasons, Simulink and OPAL-RT tracks are horizontally displaced respectively by ±1 ms in relation to ATPDraw.
Figure 35.
DAB output voltage Vout and control variable Tφ at loading (a,c) and unloading (b,d) with ADRC regulator. For graphical reasons, Simulink and OPAL-RT tracks are horizontally displaced respectively by ±1 ms in relation to ATPDraw.
Table 1.
DAB main parameters.
Table 1.
DAB main parameters.
Quantity | Value | Notes |
---|
Vin | 2000 V | Rated input voltage |
Vout | 750 V | Rated output voltage |
Pn | 1 MW | Rated power |
Tφn | 25 µs | Rated time-shift |
PMAX | 1.3 MW | Maximum power |
ΔVMAX | ±1.25% Vout | Maximum ripple |
fs | 5 kHz | Switching frequency |
Ts | 200 µs | Switching period |
L | 0.075 mH | Leakage inductance |
Cin | 10,000 µF | Input capacitance |
Cout | 10,000 µF | Output capacitance |
n= n1/n2 | 0.375 | Transformer ratio |
Table 2.
List of grid parameters.
Table 2.
List of grid parameters.
Parameter | Value |
---|
Number of cable lines | 2 |
Line length (l) | 1 km |
Line resistance (Rl) | 0.0283 Ω |
Line inductance (Ll) | 0.8 mH |
Service capacitance (Cs) | 0.92 µF |
Table 3.
List of load parameters.
Table 3.
List of load parameters.
Parameter | Value |
---|
Nominal constant power | 1 MW |
Nominal voltage Vout | 750 V |
Nominal current In | 1333 A |
Current hysteresis band | 10% In |
Switching frequency | 10 kHz |
Inductance Lc | 0.5 mH |
Capacitance C | 500 µF |
Resistive load R | 1 Ω |
Snubber circuit | R1 = 20 Ω, C1 = 10 µF |
Switch resistance R2 | 10 mΩ |
Table 4.
Power electronics components suitable for equipment implementation.
Table 4.
Power electronics components suitable for equipment implementation.
DAB MVDC Side | DAB LVDC Side and Chopper | Parameter | Unit |
---|
IHM-B module | IGBT- Module | Description | - |
2400 | 3600 | Continuous DC rated current | A |
4800 | 7200 | Repetitive peak collector current (for 1 ms) | A |
3300 | 1700 | Collector emitter voltage | V |
6000 | 4000 | Insulation test voltage | V |
Table 5.
Regulator setting parameters.
Table 5.
Regulator setting parameters.
Regulator | Parameter | Value |
---|
PI | kp | 3.33 × 10−7 |
ki | 6.06 × 10−5 |
ADRC | b0 | 2.18 × 109 |
KA | 727.27 |
l1 | 727.27 |
l2 | 1.32 × 105 |
Table 6.
Regulator setting parameters.
Table 6.
Regulator setting parameters.
Regulator | Parameter | Value |
---|
PI | kp | 3.33 × 10−7 |
ki | 6.06 × 10−5 |
ADRC—new setting | b0 | 2.82 × 109 |
KA | 997.22 |
l1 | 250 |
l2 | 1.56 × 104 |
Table 7.
Three-terminal network parameters.
Table 7.
Three-terminal network parameters.
Parameter | Value |
---|
Equivalent MVAC/MVDC converters |
Nominal DC voltage | 2 kV |
Nominal power | 5 MW |
Capacitance (C1,2,3) | 100 mF |
MVDC Network |
Total line length | 2 km |
Single section length | 1 km |
Series resistance (Rs) | 0.0094 Ω |
Series inductance (Ls) | 0.22 mH |
Pole to ground capacitance (Cc) | 1.38 µF |
Pole to pole capacitance (Cd) | 0.69 µF |