



IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Volume: 6 Issue: IV Month of publication: April 2018

DOI: http://doi.org/10.22214/ijraset.2018.4686

www.ijraset.com

Call: 🕥 08813907089 🔰 E-mail ID: ijraset@gmail.com



Design and Implementation of a Low Power Vedic Multiplier

Neethu Johny¹, Mayur S M²

^{1, 2}Asst. Professor, Department of Electronics and Communication Engineering, New Horizon College of Engineering Outer Ring Road, Marathalli, Bengaluru- 560 103

Abstract: This paper proposes the design of a low power Vedic Multiplier using the technique of Vedic Mathematics that has been modified to reduce the power consumption. Vedic multiplier is based on a novel concept in which the partial products are generated using concurrent additions. In this paper an 8 bit Vedic multiplier is designed using four 4 bit Vedic multipliers and various adder circuits. The adder circuits are realized using mux based adders instead of conventional adders as in normal Vedic multipliers. The 8×8 Vedic Multiplier circuit is coded in verilog, synthesized and simulated using Cadence Software. The power consumption and area of the multiplier using MUX based adders are compared with existing ones. Results show that the power consumption is reduced by 41% when compared to conventional Vedic multipliers and the results appear to be promising. The combination of low power and lesser area makes the new multiplier a viable option for implementing low power designs. Keywords: Vedic Multiplier, Urdhava Tiryakbhyam sutra, low power , Digital signal processing, MUX Based adder

I. INTRODUCTION

To develop low power and area efficient portable electronic design is a very challenging in the current scenario. The significance of the digital computing lies in the multiplier design. Recent developments in processor designs mainly use low power multiplier architectures. The multipliers play a significant role in arithmetic operations in various DSP applications. Two significant and often conflicting design criteria are power consumption and speed. Taking into consideration of these constraints, the design of low power multiplier is of great interest in DSP processors, portable consumer electronic products such as smart cards, assistive listening technologies like hearing aids and PDAs. The main concerns of these products are not only the computational capacity but also to extend the operating hours of the battery within it. Different Vedic multipliers [1-5] are discussed in the literature. These Vedic multipliers are implemented using conventional full adders such as Ripple Carry Adder (RCA) and Carry Select Adder (CSA). This paper proposes a novel low power 8x8 Vedic multiplier design using MUX based adder circuits for low power applications. The rest of the paper is organized as follows. Section A gives the introduction to the Vedic Mathematics and the principle of multiplication. The existing multipliers are discussed in section II. Section III deals with the proposed multiplier architecture. The results are shown in section IV and finally the conclusion is summarized in section V.

A. Vedic Mathematics And Urdhva-Tiryakbyham Sutra

Veda is a Sanskrit word which means 'Knowledge'. Vedic Mathematics is a collection of techniques or Sutras to solve mathematics in a easy and faster way. It consists of 16 Sutras which can be used for problems involved in arithmetic, algebra, geometry, calculus, etc. Urdhva Tiryagbhyam is the most generalised sutra for implementation of Vedic multiplier designs. The beauty of Vedic Multiplier lies in the fact that they can be used to solve cumbersome mathematical operations and thereby improving speed. It literally means "Vertically and crosswise" where the partial products are generated simultaneously. The multiplier based on this sutra has the advantage that as the number of bits increases, gate delay and area increases very slowly as compared to other conventional multipliers.



Figure 1: Vertical & Crosswise Technique



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue IV, April 2018- Available at www.ijraset.com

Consider two 4-bit binary numbers A3A2A1A0 and B3B2B1B0. The partial products and their sums are calculated in parallel by using the following equations: Step1: S0 = A0*B0 Step2: S1 = A1*B0+A0*B1 Step3:S2= A2*B0+A0*B2+A1*B1 Step4:S3= A3*B0+A0*B3+A2*B1+A1*B2 Step5:S4= A3*B1+A1*B3+A2*B2 Step5:S4= A3*B1+A1*B3+A2*B2 Step6:S5= A3*B2+A2*B3 Step7:S6= A3*B3 The final output is: S0S1S2S3S4S5S6

II. EXISTING ARCHITECTURES

A. 4-Bit Vedic Multiplier

Fig. 2 shows the architecture of 4x4 Vedic multiplier. The multiplier uses 9 full adders and 4-bit special adder. The 4-bit special adder is used to reduce the delay of multiplier. Full adders are implemented using basic gates as shown in Fig.3. Fig. 4 shows the 4-bit special adder [6].



Fig. 2: 4-bit Vedic multiplier.



Fig. 3: Conventional 1-bit Full Adder



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue IV, April 2018- Available at www.ijraset.com



Fig.4: Structure of 4-Bit special adder

The special adder is used in the multiplier to improve the speed of the design. Let A, B, C, D be the four inputs. C0 and C1 are LSB and MSB of carry outputs respectively and Sum is the sum of four inputs.

The Boolean expressions for the sum and carry are given below.

Sum= A XOR B XOR C XOR D

 $C_0 = ((NOT B) AND D) OR (C AND (NOT D)) OR (B AND (NOT C))$ $C_1 = A AND B AND C AND D$

B. 8x8 Vedic Multiplier Using RCA

Fig 5 shows the 8x8 Vedic multiplier using RCAs. The multiplier uses four 4x4 multipliers and 3 RCAs[6]. The RCA uses the conventional full adders using basic gates.



Fig. 5: 8x8 Multiplier using Ripple Carry Adder

C. 8x8 Vedic Multiplier Using CSA

Fig 6 shows the 8x8 Vedic multiplier using CSAs. The multiplier uses four 4x4 Vedic multipliers and 3 CSAs. As the CSA has less delay compared to that of the RCA, multipliers using CSAs are used in high speed applications [7].



International Journal for Research in Applied Science & Engineering Technology (IJRASET) ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue IV, April 2018- Available at www.ijraset.com



Fig. 6: 8x8 Multiplier using Carry Select Adder

III. PROPOSED 8X8 VEDIC MULTIPLIER

The proposed 8x8 Vedic multiplier is shown in Fig.7.



Fig.7: Architecture of proposed 8×8 Vedic Multiplier

The conventional full adder consists of two XOR gates in critical path of sum and one XOR gate, one AND gate and one OR gate in the critical path of the carry. The bottleneck of full adder is high power consumption due to XOR gates. Therefore to reduce the power and area, all the conventional adders are replaced by MUX based adder circuits in the proposed design. The structure of a MUX based full adder is shown in Fig.8. In this, the full adder is implemented using two 2:1 MUX and an XOR gate.



International Journal for Research in Applied Science & Engineering Technology (IJRASET)

ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue IV, April 2018- Available at www.ijraset.com



Fig.8: Structure of the MUX based full adder

IV. RESULT AND DISCUSSIONS

The proposed 8-bit multiplier is coded in Verilog HDL, simulated using Cadence NC simulator, synthesized using Cadence's RC encounter and verified for all possible inputs. The simulation inputs are generated using suitable Verilog test bench.

A. Simulation and Synthesis Output

The simulation result for 8-bit multiplier is shown in Fig. 9 and the synthesized schematic is shown in Fig. 10.

	an maan ayaa m	• r	4				1			
) 🔊 🖥 🖗 🛛 🖓 🖗 I) X 🕅 🏟 🖓 🕅	110	8889	1 19 1	8/ 3	22 1 ^{6 4}	i <mark>6</mark>) j ² 1.	00us 👔 🐙 📗	🚺 Re-launch	
				14,319.613 ns						
Name	Value	dan	14,300 ns	14,320 ns	14,340 ns	14,360 ns	14,380 ns	14,400 ns	14,420 ns	14,4
🕨 🦞 pdt[15:0]	208	192		208		224			240	
Te carry1	0									
Te carry2	0									
🕨 🙀 a[7:0]	16						16			
🕨 🙀 b(7:0)	13	12		13		14			15	
) 🙀 (B1:0]	16						16			
N 181.01	13	12	γ <u> </u>	13	χ	14			15	

Fig .9: Simulation result of Proposed 8*8 Multiplier



Fig.10 : Synthesized schematic of Proposed 8*8 Multiplier



B. Results And Comparison With Existing Architecture

The 8-bit MUX based adder designed is compared with the ripple carry adder and carry select adder in terms of total area and power. The results obtained are tabulated in table I. From table 1, it is evident that there is a substantial reduction in the parameters.

Adders	Ripple Carry Adder	Carry Select Adder	MUX Based Adder
Area (In terms of cells)	336	610	216
Power (µW)	7.15	12	6.5

Table 1: Comparison Of Various 8 Bit Adder Circuits

The 8*8 multiplier is then designed using the MUX based adder and is compared with the existing designs using ripple carry adder and carry select adder and the results obtained are tabulated in Table 2. Results show that the Vedic multiplier using MUX based adders consumes 50.54 μ W of power. Hence power dissipation is reduced by 41% compared to the multiplier using CSAs and 14 % compared to that of using RCAs. Results also shows that the proposed multiplier consumes less cell area compared to the existing architectures.

Table 2: Comparison Of 8 Bit Vedic Multipliers Using Different Adders

Vedic	Using RCA	Using CSA	Using MUX based
Multipliers			adder
Area (In terms of cells)	2787	3607	1850
Power (µW)	64.23	86.15	50.54

From table 2, it can be seen that the area and power consumption using MUX based multiplier is less compared to other Vedic multipliers. Also the performance of Vedic multiplier is high compared to array multiplier or other multiplier architectures [8-10]. Hence it can be very much suitable for area and power critical designs.

V. CONCLUSIONS

This paper presents a multiplication "Urdhva Tiryakbhyam" Sutra based on Vedic Mathematics and a design of the 8x8 bit Vedic multiplier using MUX based adders. The paper describes a method to reduce area and power consumption by using MUX based addition technique. The design is implemented using Cadence and the results show less area requirement and low power consumption. The work can further be extended to 16x16, 32x32 multipliers and their comparisons can be studied. The proposed architecture can be used to develop a compact, low power multiplier in arithmetic applications.

REFERENCES

- [1] Swami Bharati Krishna Tirthaji Maharaja, "Vedic Mathematics", MotilalBanarsidass Publishers, 1965.
- [2] Anju and V.K. Agrawal, "FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 5 Jun. 2013, ISSN: 2319 – 4200, pp. 51-57.
- [3] Poornima M, Shivaraj Kumar Patil, Shivukumar, ShridharKP,Sanjay H, "Implementation of Multiplier Using Vedic Algorithm", JITEE, ISSN:-2278-3075, Volume-2, Issue-6,May-2013.
- [4] S. S. Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur, Girish V A, "Implementation of Vedic Multiplier for Digital Signal Processing," International Journal of Computer Applications (IJCA)[2011].

International Journal for Research in Applied Science & Engineering Technology (IJRASET)



ISSN: 2321-9653; IC Value: 45.98; SJ Impact Factor: 6.887 Volume 6 Issue IV, April 2018- Available at www.ijraset.com

- [5] S.Srikanth ,I.ThahiraBanu, G.VishnuPriya ,G.Usha" Low Power Array Multiplier Using Modified Full Adder" 2nd IEEE International Conference on Engineering and Technology (ICETECH), 17th & 18th March 2016, Coimbatore, TN, India.
- [6] Siba Kumar Panda, Ritisnigdha Das, S K Saifyr Raheman, Tapasa Ranjan Sahoo, "VLSI Implementation of Vedic Multiplier Using Urdhva–Tiryakbhyam Sutra in VHDL Environment: A Novelty", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), Volume 5, Issue 1, Ver. III (Jan - Feb. 2015), PP 17-24.
- [7] Neethu Johny, "Area and Delay efficient Multiplier using Vedic Mathematics" IJISET International Journal of innovative Science, Engineering & Technology, Vol. 3 Issue 1, January 2016. ISSN 2348 – 7968, Page No: 365-368.
- [8] Anu Thomas, Ashly Jacob, Serin Shibu, Swathi Sudhakaran, "Comparison of Vedic Multiplier with Conventional Array and Wallace Tree Multiplier". International Journal of VLSI system design and communication systems, ISSN 2322-0929 Vol.04, Issue.04, April-2016, Pages:0244-0248.
- [9] Hemraj Sharma, Gaurav K. Jinda, Abhilasha Choudhary, "Comparison Between Array Multiplier And Vedic Multiplier" Hemraj --International Journal of Computer Science information and Engg., Technologies ISSN 2277-4408 || 01042014-001
- [10] Anannya Maiti , Koustuv Chakraborty, Razia Sultana, Santanu Maity, "Design and implementation of 4bit Vedic Multiplier" International Journal of Emerging Trends in Science and Technology, vol.03, Issue 05, Pages 3865-3868 May ISSN 2348-9480, 2016.
- [11] Aniruddha Kanhe, Shishir Kumar Dasand Ankit Kumar Singh, "Design and Implementation of Low Power Multiplier using Vedic Multiplication Technique", International Journal of Computer Science and Communication, Vol. 3, No. 1, June 2012, pp. 131-132.











45.98



IMPACT FACTOR: 7.129







INTERNATIONAL JOURNAL FOR RESEARCH

IN APPLIED SCIENCE & ENGINEERING TECHNOLOGY

Call : 08813907089 🕓 (24*7 Support on Whatsapp)