Abstract
Using composite field arithmetic in Galois field can result in the compact Rijndael S-Box. However, the power consumption of this solution is too large to be used in resource-limited embedded systems. A full-custom hardware implementation of composite field S-Box is proposed for these targeted domains in this paper. The minimization of power consumption is implemented by optimizing the architecture of the composite field S-Box and using the pass transmission gate (PTG) to realize the logic functions of S-Box. Power simulations were performed using the netlist extracted from the layout. HSPICE simulation results indicated that the proposed S-Box achieves low power consumption of about 130 μW at 10 MHz using 0.25 μm/2.5 V technology, while the consumptions of the positive polarity reed-muller (PPRM) based S-Box and composite field S-Box based on the conventional CMOS logic style are about 240 μW and 420 μW, respectively. The simulations also showed that the presented S-Box obtains better low-voltage operating property, which is clearly relevant for applications like sensor nodes, smart cards and radio frequency identification (RFID) tags.
Similar content being viewed by others
References
Bertoni, G., Macchetti, M., Negri, L., Fragneto, P., 2004. Power-efficient ASIC Synthesis of Cryptographic Sboxes. Proc. GLSVLSI, p.277–281. [doi:10.1145/988952.989019]
Canright, D., 2005. A very compact S-Box for AES. LNCS, 3659:441–455. [doi:10.1007/11545262_32]
Daemen, J., Rijmen, V., 2006. Understanding two-round differentials in AES. LNCS, 4116:78–94. [doi:10.1007/11832072_6]
Kuorilehto, M., Hannikainen, M., Hamalainen, T.D., 2005. A survey of application in wireless sensor networks. EURASIP J. Wirel. Commun. Networking, (5):774–788. [doi:10.1155/WCN.2005.774]
Macchetti, M., Bertoni, G., 2002. Hardware implementation of the Rijndael S-BOX: a case study. ST J. Syst. Res., p.84–91.
Mentens, N., Batina, L., Preneel, B., Verbauwhede, I., 2005. A systematic evaluation of compact hardware implementations for the Rijndael S-Box. LNCS, 3376:323–333. [doi:10.1007/b105222]
Morioka, S., Satoh, A., 2002. An optimized S-box circuit architecture for low power AES design. LNCS, 2523:172–186.
Rudra, A., Dubey, P.K., Julta, C.S., Kumar, V., Rao, J.R., Rohatgi, P., 2001. Efficient Rijndael encryption implementation with composite field arithmetic. LNCS, 2162:171–184.
Sasao, T., 1993. AND-EXOR Expressions and Their Optimization. Logic Synthesis and Optimization. Kluwer Academic Publishers, p.287–312.
Satoh, A., Morioka, S., Takano, K., Munetoh, S., 2001. A compact Rijndael hardware architecture with S-Box optimization. LNCS, 2248:239–254.
Suntiamorntut, W., 2005. Energy Efficient Functional Unit for a Parallel Asynchronous DSP. Ph.D Thesis, The University of Manchester, Manchester, UK.
Tillich, S., Feldhofer, M., Großschädl, J., 2006. Area, delay, and power characteristics of standard-cell implementations of the AES S-Box. LNCS, 4017:457–466. [doi:10.1007/11796435_46]
Wolkerstorfer, J., Oswald, E., Lamberger, M., 2002. An ASIC implementation of the AES S-Boxes. LNCS, 2271:67–78.
Author information
Authors and Affiliations
Corresponding author
Additional information
Project supported by the Hi-Tech Research and Development Program (863) of China (No. 2006AA01Z226) and the Scientific Research Foundation of Huazhong University of Science and Technology (No. 2006Z001B), China
Rights and permissions
About this article
Cite this article
Zeng, Yh., Zou, Xc., Liu, Zl. et al. A low-power Rijndael S-Box based on pass transmission gate and composite field arithmetic. J. Zhejiang Univ. - Sci. A 8, 1553–1559 (2007). https://doi.org/10.1631/jzus.2007.A1553
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1631/jzus.2007.A1553
Key words
- Composite field
- Rijndael S-Box
- Full-custom
- Pass transmission gate (PTG)
- Low power consumption
- Low-voltage