Skip to main content
Log in

Low-power, high-speed, and area-efficient sequential circuits by quantum-dot cellular automata: T-latch and counter study

基于量子点元胞自动机的低能耗、高速度和高效面积时序电路: T型锁存器和计数器研究

  • Published:
Frontiers of Information Technology & Electronic Engineering Aims and scope Submit manuscript

Abstract

Quantum-dot cellular automata (QCA) is a new nanotechnology for the implementation of nano-sized digital circuits. This nanotechnology is remarkable in terms of speed, area, and power consumption compared to complementary metal-oxide-semiconductor (CMOS) technology and can significantly improve the design of various logic circuits. We propose a new method for implementing a T-latch in QCA technology in this paper. The proposed method uses the intrinsic features of QCA in timing and clock phases, and therefore, the proposed cell structure is less occupied and less power-consuming than existing implementation methods. In the proposed T-latch, compared to previous best designs, reductions of 6.45% in area occupation and 44.49% in power consumption were achieved. In addition, for the first time, a reset-based T-latch and a T-latch with set and reset capabilities are designed. Using the proposed T-latch, a new 3-bit counter is developed which reduces 2.14% cell numbers compared to the best of previous designs. Moreover, based on the 3-bit counter, a 4-bit counter is designed, which reduces 0.51% cell numbers and 4.16% cross-section area compared to previous designs. In addition, two selective counters are introduced to count from 0 to 5 and from 2 to 5. Simulations were performed using QCADesigner and QCAPro tools in coherence vector engine mode. The proposed circuits are compared with related designs in terms of delay, cell numbers, area, and leakage power.

摘要

量子点元胞自动机(QCA)是一种用于实现纳米数字电路的新型纳米技术。这种纳米技术在速度、面积和功耗方面都优于互补金属氧化物半导体(CMOS)技术, 并且可以显著改善各种逻辑电路设计。本文提出一种在QCA技术中实现T型锁存器的新方法, 该方法利用了QCA在时序和时钟相位上的固有特征, 因此, 所提单元结构与现有方法相比占用面积更少, 功耗更低。与之前的最佳设计相比, 该T型锁存器的占用面积减少6.45%, 功耗降低44.49%。此外, 本文首次设计了基于复位的T型锁存器和具有置位和复位功能的T型锁存器。基于所提T型锁存器, 开发了一种新型3位计数器, 与之前的最佳设计相比减少2.14%的单元数。在3位计数器的基础上, 设计了4位计数器, 与之前的设计相比, 减少0.51%的单元数和4.16%的截面积。此外还引入两个选择性计数器, 分别从0到5和从2到5进行计数。在相干矢量引擎模式下, 使用QCADesigner和QCAPro软件进行模拟, 并将所提电路与相关设计在延迟、单元数、面积和漏电功率方面进行了比较。

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

Data availability

The data that support the findings of this study are available from the corresponding author upon reasonable request.

References

Download references

Author information

Authors and Affiliations

Authors

Contributions

Mohammad GHOLAMI designed the research. Zaman AMIRZADEH processed the data and drafted the paper. Mohammad GHOLAMI revised and finalized the paper.

Corresponding author

Correspondence to Mohammad Gholami.

Additional information

Compliance with ethics guidelines

Mohammad GHOLAMI and Zaman AMIRZADEH declare that they have no conflict of interest.

Project supported by the Iran National Science Foundation (No. 4005782)

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Gholami, M., Amirzadeh, Z. Low-power, high-speed, and area-efficient sequential circuits by quantum-dot cellular automata: T-latch and counter study. Front Inform Technol Electron Eng 24, 457–469 (2023). https://doi.org/10.1631/FITEE.2200361

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1631/FITEE.2200361

Key words

关键词

CLC number

Navigation