LETTER
Parallel graph traversal for FPGA
2014 Volume 11 Issue 7 Pages 20130987
Details
2014 Volume 11 Issue 7 Pages 20130987
This paper presents a multi-channel memory based architecture for parallel processing of large-scale graph traversal for field-programmable gate array (FPGA). By designing a multi-channel memory subsystem with two DRAM modules and two SRAM chips and developing an optimized pipelining structure for the processing elements, we achieve superior performance to that of a state-of-the-art highly optimized BFS implementations using the same type of FPGA.
