Abstract
We address current challenges in the fundamental understanding of physical and chemical processes that occur in the fabrication of the transistor gate stack structure. Critical areas include (1) the interface between bulk silicon and high-dielectric-constant (high-ĸ) insulators, (2) the interface between high-ĸ insulators and advanced gate electrodes, and (3) the internal interfaces that form within dielectric stacks with nonuniform material and structure compositions. We approach this topic from a fundamental understanding of bonding and electronic structure at the interfaces, and of film-growth kinetics in comparison with thermodynamics predictions. Implications for the dielectric/electrode interface with metallic gates and issues with integration will also be presented.
Similar content being viewed by others
References
G. Lucovsky, J. Vac. Sci. Technol., A 19 (2001) p. 1353.
G. Lucovsky, G.B. Rayner Jr, D. Kang, G. Appel, R.S. Johnson, Y. Zhang, D.E. Sayers, H. Ade, and J.L. Whitten, Appl. Phys. Lett. 79 (2001) p. 1775.
R.S. Johnson, J.G. Hong, and G. Lucovsky, J. Vac. Sci. Technol., B 19 (2001) p. 1606.
J.J. Chambers, B.W. Busch, W.H. Schulte, T. Gustafsson, E. Garfunkel, S. Wang, D.M. Maher, T.M. Klein, and G.N. Parsons, “Effects of Surface Pretreatments on Interface Structure during Formation of Ultra-Thin Yttrium Silicate Dielectric Films on Silicon,” Appl. Surf. Sci. 181 (2001) p. 78.
J.J. Chambers and G.N. Parsons, J. Appl. Phys. 90 (2001) p. 918.
I. De, D. Johri, A. Srivastava, and C.M. Osburn, Solid-State Electron. 44 (2000) p. 1077.
Q.-T. Jiang, R. Faust, H. Lam, and J. Mucha, in Proc. IEEE 1999 Int. Interconnect Technology Conf. (Institute of Electrical and Electronics Engineers, Piscataway, NJ, 1999) p. 125.
Y.-S. Suh, G.P. Heuss, H. Zhong, and V. Misra, IEEE Symp. on VLSI Technology Tech. Dig. (Institute of Electrical and Electronics Engineers, Piscataway, NJ, 2001) p. 47.
H. Zhong, S.N. Hong, Y.-S. Suh, H. Lazar, G. Heuss, and V. Misra, in IEEE Int. Electron Devices Meet. Tech. Dig. (Institute of Electrical and Electronics Engineers, Piscataway, NJ, 2001) p. 467.
Q. Lu, R. Lin, P. Ranade, T.-J. King, and C. Hu, IEEE Symp. on VLSI Technology Tech. Dig. (Institute of Electrical and Electronics Engineers, Piscataway, NJ, 2001) p. 49.
I. Polishchuk, P. Ranade, T.-J. King, and C. Hu, IEEE Electron Device Lett. 22 (2001) p. 444.
International Technology Roadmap for Semiconductors Home Page, http://public.itrs.net (accessed January 2002).
Rights and permissions
About this article
Cite this article
Misra, V., Lucovsky, G. & Parsons, G. Issues in High-ĸ Gate Stack Interfaces. MRS Bulletin 27, 212–216 (2002). https://doi.org/10.1557/mrs2002.73
Published:
Issue Date:
DOI: https://doi.org/10.1557/mrs2002.73