Yanjing Bi
ABSTRACT
Since the recent 20 years, High Level Synthesis (HLS) has made significantly progresses. This technique greatly benefits the R&D productivity of the FPGA designs and helps for adding to the maintainability of the products by automating the C-to-RTL conversion. However, due to the high complexity and computational intensity, image processing designs usually necessitate a higher abstraction level than C-synthesis, and the current HLS tools do not have the ability of this kind. This paper presents a Very High Level Synthesis method which allows fast prototyping and verifying the FPGA designs in the Matlab environment. We build a heterogeneous design flow by using currently-available tool kits for verifying the proposed approach and evaluated it within two real-life applications. Experiment results demonstrate that it can effectively reduce the complexity of the design and give play to the advantages of FPGAs related to the other devices.
- Adsc research highlights: Synthesize hardware, without hardware expertise. Online, January 2016.Google Scholar
- B. Armstrong, S. W. Kim, I. Park, M. Voss, and R. Eigenmann. Compiler-based tools for analyzing parallel programs. Parallel Computing, 24:401--420, May 1998. Google ScholarDigital Library
- S. Balla-Arabe, X. Gao, B. Wang, F. Yang, and V. Brost. Multi-kernel implicit curve evolution for selected texture region segmentation in vhr satellite images. Geoscience and Remote Sensing, IEEE Transactions on, 52(8):5183--5192, Aug 2014.Google Scholar
- B. Barney. Introduction to parallel computing. article published online.Google Scholar
- P. Coussy and A. Morawiec. High-Level Synthesis: From Algorithm to Digital Circuit. Springer Publishing Company, Incorporated, 1st edition, 2008. Google ScholarDigital Library
- C. Deming, L. Eric, R. Kyle, and C. Zheng. Hardware synthesis without hardware expertise. Technical report, Advanced Digital Sciences Center (ADSC) of the University of Illinois at Urbana-Champaign, 2011.Google Scholar
- M. Fingeroff. High-Level Synthesis Blue Book. Xlibris Corporation, 2010. Google ScholarDigital Library
- M. Girkar and C. Polychronopoulos. Automatic extraction of functional parallelism from ordinary programs. Parallel and Distributed Systems, IEEE Transactions on, 3(2):166--178, Mar 1992. Google ScholarDigital Library
- Intel Corporation. Intel® C++ Compiler User and Reference Guides, 304968-022us edition, 2008.Google Scholar
- R. Jolivot, Y. Benezeth, and F. Marzani. Skin parameter map retrieval from a dedicated multispectral imaging system applied to dermatology/cosmetology. International Journal of Biomedical Imaging, 2013:15, 2013. Google ScholarDigital Library
- J.-H. Lee, Y.-C. Hsu, and Y.-L. Lin. A new integer linear programming formulation for the scheduling problem in data path synthesis. In Computer-Aided Design, 1989. ICCAD-89. Digest of Technical Papers., 1989 IEEE International Conference on, pages 20--23, Nov 1989.Google Scholar
- A. Mansouri, F. Marzani, and P. Gouton. Neural networks in two cascade algorithms for spectral reflectance reconstruction. In ICIP (2), pages 718--721. IEEE, 2005.Google Scholar
- G. Sumit, G. Rajesh, D. Nikil D., and N. Alexandru. SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits. Springer US, 2004.Google Scholar
- C.-J. Tseng and D. Siewiorek. Automated synthesis of data paths in digital systems. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 5(3):379--395, July 1986. Google ScholarDigital Library
- Xilinx. Introduction to fpga design with vivado high-level synthesis. Technical Report UG998 (v1.0), Xilinx, July 2013.Google Scholar
- Very High Level Synthesis for image processing applications
Recommendations
From software to accelerators with LegUp high-level synthesis
CASES '13: Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded SystemsEmbedded system designers can achieve energy and performance benefits by using dedicated hardware accelerators. However, implementing custom hardware accelerators for an application can be difficult and time intensive. LegUp is an open-source high-level ...
Bit-level optimization for high-level synthesis and FPGA-based acceleration
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arraysAutomated hardware design from behavior-level abstraction has drawn wide interest in FPGA-based acceleration and configurable computing research field. However, for many high-level programming languages, such as C/C++, the description of bitwise access ...
Learning from the Past: Efficient High-level Synthesis Design Space Exploration for FPGAs
The quest to democratize the use of Field-Programmable Gate Arrays (FPGAs) has given High-Level Synthesis (HLS) the final push to be widely accepted with FPGA vendors strongly supporting this VLSI design methodology to expand the FPGA user base. HLS takes ...
Comments